










## WEBENCH® Design Report


Design : 9 TPS563249DDCR  
TPS563249DDCR 12V-12V to 5.00V @ 3A




### Electrical BOM

Name	Manufacturer	Part Number	Properties	Qty	Price	Footprint
Cboot	Taiyo Yuden	EMK107B7104KA-T Series= X7R	Cap= 100.0 nF ESR= 1.0 mOhm VDC= 16.0 V IRMS= 0.0 A	1	\$0.01	 0603 5 mm²
Cin	MuRata	GRM31CR61E106KA12L Series= X5R	Cap= 10.0 uF ESR= 4.512 mOhm VDC= 25.0 V IRMS= 2.447 A	2	\$0.12	 1206_190 11 mm²
Cinx	Kemet	C0603C104Z3VACTU Series= Y5V	Cap= 100.0 nF ESR= 1.0 mOhm VDC= 25.0 V IRMS= 0.0 A	1	\$0.01	 0603 5 mm²
Cout	TDK	C1608X5R1A226M080AC Series= X5R	Cap= 22.0 uF ESR= 3.71 mOhm VDC= 10.0 V IRMS= 2.69936 A	2	\$0.12	 0603 5 mm²
L1	TDK	VLP8040T-1R5N	L= 1.5 uH 13.0 mOhm	1	\$0.22	 VLP8040 113 mm²
Rfbb	Yageo	RC0201FR-0710KL Series= ?	Res= 10.0 kOhm Power= 50.0 mW Tolerance= 1.0%	1	\$0.01	 0201 2 mm²
Rfbt	Vishay-Dale	CRCW040273K2FKED Series= CRCW...e3	Res= 73.2 kOhm Power= 63.0 mW Tolerance= 1.0%	1	\$0.01	 0402 3 mm²
U1	Texas Instruments	TPS563249DDCR	Switcher	1	\$0.45	 DDC0006A_N 10 mm²


L Ipp




Vout p- p




Duty Cycle




Efficiency










IC Tj



Cin Pd







## Operating Values

#	Name	Value	Category	Description
1.	Cin IRMS	1.511 A	Capacitor	Input capacitor RMS ripple current
2.	Cin Pd	5.151 mW	Capacitor	Input capacitor power dissipation
3.	Cout IRMS	395.204 mA	Capacitor	Output capacitor RMS ripple current
4.	Cout Pd	289.73 $\mu$ W	Capacitor	Output capacitor power dissipation
5.	IC Ipk	3.685 A	IC	Peak switch current in IC
6.	IC Pd	1.53 W	IC	IC power dissipation
7.	IC Tj	108.02 degC	IC	IC junction temperature
8.	IC Tolerance	6.0 mV	IC	IC Feedback Tolerance
9.	ICThetaJA Effective	51.0 degC/W	IC	Effective IC Junction-to-Ambient Thermal Resistance
10.	Iin Avg	1.388 A	IC	Average input current
11.	L Ipp	1.369 A	Inductor	Peak-to-peak inductor ripple current
12.	L Pd	119.03 mW	Inductor	Inductor power dissipation
13.	Cin Pd	5.151 mW	Power	Input capacitor power dissipation
14.	Cout Pd	289.73 $\mu$ W	Power	Output capacitor power dissipation
15.	IC Pd	1.53 W	Power	IC power dissipation
16.	L Pd	119.03 mW	Power	Inductor power dissipation
17.	Total Pd	1.655 W	Power	Total Power Dissipation
18.	BOM Count	10	System	Total Design BOM count
19.	Duty Cycle	43.769 %	System	Duty cycle
20.	Efficiency	90.065 %	System	Steady state efficiency
21.	FootPrint	170.0 mm <sup>2</sup>	System	Total Foot Print Area of BOM components
22.	Frequency	1.415 MHz	System	Switching frequency
23.	Iout	3.0 A	System	Iout operating point
24.	Mode	CCM	System	Conduction Mode

#	Name	Value	Category	Description
25.	Pout	15.0 W	System Information	Total output power
26.	Total BOM	\$1.19	System Information	Total BOM Cost
27.	Vin	12.0 V	System Information	Vin operating point
28.	Vout	5.0 V	System Information	Operational Output Voltage
29.	Vout Actual	4.992 V	System Information	Vout Actual calculated based on selected voltage divider resistors
30.	Vout Tolerance	2.795 %	System Information	Vout Tolerance based on IC Tolerance (no load) and voltage divider resistors if applicable
31.	Vout p-p	13.434 mV	System Information	Peak-to-peak output ripple voltage

## Design Inputs

Name	Value	Description
Iout	3.0	Maximum Output Current
VinMax	12.0	Maximum input voltage
VinMin	12.0	Minimum input voltage
Vout	5.0	Output Voltage
base_pn	TPS563249	Base Product Number
source	DC	Input Source Type
Ta	30.0	Ambient temperature

## WEBENCH® Assembly

### Component Testing

Some published data on components in datasheets such as Capacitor ESR and Inductor DC resistance is based on conservative values that will guarantee that the components always exceed the specification. For design purposes it is usually better to work with typical values. Since this data is not always available it is a good practice to measure the Capacitance and ESR values of  $C_{in}$  and  $C_{out}$ , and the inductance and DC resistance of  $L1$  before assembly of the board. Any large discrepancies in values should be electrically simulated in WEBENCH to check for instabilities and thermally simulated in WebTHERM to make sure critical temperatures are not exceeded.

### Soldering Component to Board


If board assembly is done in house it is best to tack down one terminal of a component on the board then solder the other terminal. For surface mount parts with large tabs, such as the DPAK, the tab on the back of the package should be pre-tinned with solder, then tacked into place by one of the pins. To solder the tab down to the board place the iron down on the board while resting against the tab, heating both surfaces simultaneously. Apply light pressure to the top of the plastic case until the solder flows around the part and the part is flush with the PCB. If the solder is not flowing around the board you may need a higher wattage iron (generally 25W to 30W is enough).

### Initial Startup of Circuit

It is best to initially power up the board by setting the input supply voltage to the lowest operating input voltage 12.0V and set the input supply's current limit to zero. With the input supply off connect up the input supply to  $V_{in}$  and GND. Connect a digital volt meter and a load if needed to set the minimum load of the design from  $V_{out}$  and GND. Turn on the input supply and slowly turn up the current limit on the input supply. If the voltage starts to rise on the input supply continue increasing the input supply current limit while watching the output voltage. If the current increases on the input supply, but the voltage remains near zero, then there may be a short or a component misplaced on the board. Power down the board and visually inspect for solder bridges and recheck the diode and capacitor polarities. Once the power supply circuit is operational then more extensive testing may include full load testing, transient load and line tests to compare with simulation results.

### Load Testing

The setup is the same as the initial startup, except that an additional digital voltmeter is connected between  $V_{in}$  and GND, a load is connected between  $V_{out}$  and GND and a current meter is connected in series between  $V_{out}$  and the load. The load must be able to handle at least rated output power + 50% ( 7.5 watts for this design). Ideally the load is supplied in the form of a variable load test unit. It can also be done in the form of suitably large power resistors. When using an oscilloscope to measure waveforms on the prototype board, the ground leads of the oscilloscope probes should be as short as possible and the area of the loop formed by the ground lead should be kept to a minimum. This will help reduce ground lead inductance and eliminate EMI noise that is not actually present in the circuit.





**Important Notice and Disclaimer**

TI provides technical and reliability data (including datasheets), design resources (including reference designs), application or other design advice, web tools, safety information, and other resources AS IS and with all faults, and disclaims all warranties. These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Providing these resources does not expand or otherwise alter TI's applicable Terms of Sale or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with TI products.