Bump testchipip to standardize TL serdesser bundle params

[jerryz123]

As long as people use the default STANDARD_TLBUNDLE_PARAMS, they shouldn't need to match up bundle params by hand.

Related PRs / Issues:

Type of change:

• Bug fix
• New feature
• Other enhancement

Impact:

• RTL change
• Software change (RISC-V software)
• Build system change
• Other

Contributor Checklist:

• Did you set main as the base branch?
• Is this PR's title suitable for inclusion in the changelog and have you added a changelog:<topic> label?
• Did you state the type-of-change/impact?
• Did you delete any extraneous prints/debugging code?
• Did you mark the PR with a changelog: label?
• (If applicable) Did you update the conda .conda-lock.yml file if you updated the conda requirements file?
• (If applicable) Did you add documentation for the feature?
• (If applicable) Did you add a test demonstrating the PR?

• (If applicable) Did you mark the PR as Please Backport?

[abejgonzalez]

LGTM

[hongyihuang]

This is a good start, TL fields used for UCIe or other high bw busses should be much bigger to saturate bandwidth and mitigate latency. A bus like UCIe would require ~256/512 bit bus width from TL and bursts up to 2^(2^16) bytes. Standard fields here should be good for non-high BW off chip busses that uses regular IOs (lbwif), we can create bundles for other hbwif separately later.

[T-K-233]

✓