Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Update documentation for release #393

Merged
merged 1 commit into from
Jan 23, 2020
Merged

Update documentation for release #393

merged 1 commit into from
Jan 23, 2020

Conversation

abejgonzalez
Copy link
Contributor

This addresses a couple of things that have changed recently / came to light:

  • Misc. change from verilog to Verilog
  • Update the chip bringup section to be a bit clearer and change the picture
  • Remove all the TOP= HARNESS= documentation that is unneeded
  • Match configs in the memory-heirarchy section to Chipyard configs

@abejgonzalez abejgonzalez self-assigned this Jan 23, 2020
@abejgonzalez abejgonzalez merged commit 1859054 into dev Jan 23, 2020
@abejgonzalez abejgonzalez deleted the doc-update branch January 23, 2020 21:36
@abejgonzalez
Copy link
Contributor Author

Approved by @alonamid

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers

@jerryz123 jerryz123 Awaiting requested review from jerryz123

@jwright6323 jwright6323 Awaiting requested review from jwright6323

@alonamid alonamid Awaiting requested review from alonamid

Assignees

@abejgonzalez abejgonzalez

Labels
docs
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.

None yet
1 participant
@abejgonzalez