Skip to content
View uranusb's full-sized avatar

Block or report uranusb

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. SYN_FIFO_UVM SYN_FIFO_UVM Public

    A UVM based testbench for the synchronous FIFO.

    SystemVerilog 3 1

  2. SYN_SRAM_UVM SYN_SRAM_UVM Public

    A UVM based testbench for a synchronous static RAM.

    SystemVerilog 1

  3. UART_UVM UART_UVM Public

    A testbench for UART using UVM

    SystemVerilog 1