Exercises

1. Consider the datapath in Figure 1 and the program code in Listning 1 on the last page. Assume that the ALU corresponds to the one presented in Lecture 9, with the extension of a zero signal output. When signal *Inst* corresponds to the machine code for the instructions on code lines 7, 8, and 11, what are then the values of the 8 control signals *Jump*, *RegWrite*, *RegDst*, *ALUSrc*, *ALUControl*, *Branch*, *MemWrite*, and *MemToReg*, for each of these instructions? Answer with either the concrete signal value or with a question mark (?) when it does not matter what the signal value is.

Your so.	lution: Jump O	Regurite	RegDst 	ALUSTC O	ALUCONTOI	Branch O	MemWrite O	mentoreg O
Sw \$50,0(\$al)	D	0	j	l	010	0	١	j
) 100P	ι	٥	į	7.	1	j	0	j

2. Consider again the datapath in Figure 1 and the program code in Listning 1 on the last page. For each of the code lines 3 and 4, when *Inst* has the corresponding machine code value of these code lines, state the values of the eight signals marked as black filled circles. If the signal has a uniquely defined value, (independent of the loop iteration) state that value as a hexadecimal number. If the value is always located in a specific register, (e.g., \$t0) then state the register name (e.g., \$t0). Otherwise, state that the signal value is unknown.

Your solution 51+ \$10, \$11, \$40	š I	2 \$40	3 0x402A	4 \$+1	5 \$ to	6 \$40	7 \$t0	\$0	
beg sto, sto, done	7	\$ 0	j	Sto	j	\$0	7	j	

- 3. Assume that a processor with a 5-stage pipeline executes at 80 MHz and that the processor can fetch at most 1 instruction in each clock cycle.
 - (a) How long is then the clock period?
 - (b) Which of the following alternatives is correct: i) The CPI is always larger or equal to 1, ii) the CPI is always smaller than 1, or iii) the CPI is always equal to 1.

Your solution:
A)
$$t_c = \frac{1}{80 \cdot 10^6} = \frac{1}{8} \cdot 10^{-\frac{1}{7}} = 0.125 \cdot 10^{\frac{3}{7}} = 12.5 \cdot 10^{\frac{9}{7}} = 12.5 \cdot 10^{\frac{9}{7}}$$

4. Assume that we have a MIPS processor with a 5-stage pipeline. Consider the MIPS assembly code below. Explain which instructions that cause a hazard and what kind of hazards these are. State how the hazards can be solved for the different cases. You should suggest the best possible solution, that is, that results in that the code takes as few clock cycles as possible to execute.

Your solution:

- 5. A bne instruction can result in a specific kind of hazard.
 - (a) What is this kind of hazard called?
 - (b) How can such hazard be solved?
 - (c) For deep pipelines, such hazards can have very negative impact on the performance. Explain why.
 - (d) Which technique is used in modern processors to remedy this negative impact? Motivate why this is the case.

Your solution:

a) control Hazard By Stall

- C) Eftersom vi stallar ester vorse brunch
 fir v: flera extra cykul fordröjningar
 Som inte gor nigon nytta
- d) Branch prediction, funkar genom and forson foruse hur flower kommer "gissar" forgrander "gissar" vart flower ska fortsold".
 - 6. State 6 differences or similarities between the ISAs ARM v7, x86, and MIPS. *Your solution:*

1. ARM och Mips arroper return addresser i ett register meden XB6 arroper return adresser från stacken iminnet.

2. Mips our ARM &r byggd på Risk meden

X86 2r baserat på cisc.

3. 186 ar Standarden Inom proun laptops

medans Mips our ARM awinds for embided devices

medans Mips our ARM awinds for embided devices

4. X86 nar artimeriska operationer där destination är minnet

5. X86 nar Lih skillned frin de andre support för 80-bit fluting

5. X86 nar Lih skillned frin de andre support

6. Aum outmips har en Instruction storlek på 32 bits medens


6. Aum outmips har en Instruction storlek på 32 bits medens

4. X86 varigerar medlan I till 18 bytes

Corrected by _____. Total number of points: _____

The following figures are used in the seminar exercises above. You need these figures to solve the exercises, but you do not have to print these figures and bring them to the seminar.

Figure 1.



Listning 1.

```
1
            addi
                     $t1,$0,0
2
   loop:
3
                      $t0,$t1,$a0
            slt
4
                      $t0,$0,done
            beq
5
            lw
                      $s0,4($a1)
6
                      $s1,8($a1)
            lw
7
                      $s0,$s0,$s1
            and
8
                      $s0,0($a1)
            sw
            addi
9
                      $a1,$a1,-12
10
                     $t1,$t1,1
            addi
11
                      loop
             j
12 done:
```