Skip to content
View vinayrayapati's full-sized avatar

Block or report vinayrayapati

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. rv32i rv32i Public

    Implementation of RISC-V RV32I

    Verilog 13 5

  2. iiitb_rv32i iiitb_rv32i Public

    Verilog 13 3

  3. OpenFaSoc OpenFaSoc Public

    Fully Open-Source Autonomous SoC Synthesis using Customizable Cell-Based Synthesizable Analog Circuits

    Python 5 3

  4. Hardware-Software-co-design-of-Sobel-Edge-Detection-on-Zedboard Hardware-Software-co-design-of-Sobel-Edge-Detection-on-Zedboard Public

    C 1

  5. iiitb_mips32 iiitb_mips32 Public

  6. RTL-design-using-Verilog-with-SKY130-Technology RTL-design-using-Verilog-with-SKY130-Technology Public