

## MACROS FOR PALM

BR F (BRANCH FORWARD) THERE ADD 0,

BR B (BRANCH BACKWARD) BACK SUB 0,

(max 128 ADDRESSES)

BRNCH THERE + LDHI R0, R0  
+ DC AL2 (THERE - \$\$\$)

LCON (LOAD CONSTANT) R1, 25

+ LDHI R1, R0, 2  
+ DC H '25'

HADD R2, R1

ADD R2, R1

HFL R1, R2

ADDS 1 R1, R1

LTH R2, R1

R1	R2
1 2 3 4	5 6 7 8
1 2 3 4	5 6 AC
1 2 5 6	5 6 AC
0 0 6 8	5 6 AC
	6 8 AC

for address generation (R1 will be destroyed)

it only doesn't work if FF are in R1 = FF..

RAM { I CYCLE  
E ..

ROS { I CYCLE ROS  
E .. RAM

LAD R1, THERE

LAD R1, THERE

+ LDHI R1, R0, 2

+ EMIT R1, X '10'

+ DC AL2 (THERE)

- LTH R1, R1  
+ EMIT R2, '00'

ADD R1, R2

R1      1 2 3 4  
R2      A B C D  
R1      1 3 0 1

ADD S1 R1, R2

R1      R2  
1 2 3 4    A B C D  
+  
R1    00 DF

HTL      LTH

HTL      R1      R2  
LTH      R1      R2

} FOR ADDING 16 BIT'S

LDHI R1, R2, 2

LDHI    

D	R1	R2
---	----	----

R1      R2  
1 2 3 4    5 6 7 8  
A B C D

5 6 7 8    

A B C D
---------

FOR T/O OPERATIONS MOVE THROUGH THE MEMORY

SETI      <sup>OPPOSITE</sup> ↔    CLRI

## JUMP (ONLY OVER 1 INSTRUCTION)

EMIT R1, X'7A'      R1 = AB1B  
↓  
JEQ R1, R2      R1 = AB7A  
↓  
EMIT R1, X'3A'  
↓  
LDHI R3, —


EMIT R2, 12  
JHAM R1, R2      JUMP R1 R2  
                    → FF .. .. FF

JUMP ADDRESSES NORMALLY IN R1

FOR EXAMPLE

R1 = 1002 → 1000      EMIT R1, 12  
R2 = 1004      1002      JHAM R1, R2  
                    1004

## SHIFTR



HIGH ORDER BYTE NOT AFFECTED

LOW ORDER BIT OF HIGH ORDER BYTE IS SHIFTED TO THE HIGH ORDER BIT OF LOW ORDER BYTE

