A formally verified MIPS processor with a classic 5-stage pipeline without bypassing. Exceptions and interrupts are not handled.
The processor is implemented in Simplog and verified in Isabelle/HOL.
-
Notifications
You must be signed in to change notification settings - Fork 0
wildptr/vsmips
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
Formally Verified MIPS Processor
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published