




Pixie-16 Hardware¹



PCI Framework



Host Computer⁴



Legend

Data
Synchronization
Point

Asynchronous
Data Store

Data Flow →


1. All Pixie-16 modules use a PLX 9054 chip for PCI communication.


2. All data from Bus B must flow through Bus A. This limits the throughput to ~100 MB/s.

3. PXIe Crate's parallel buses allow ~200 MB/s transfer speeds.

4. The crate controller and PCI Bridge may affect PCI throughput.







Legend

- Data Synchronization Point
- Asynchronous Data Store
- Data Flow

1. All Pixie-16 modules use a PLX 9054 chip for PCI communication.

2. Serial readouts increase bus dead-time.

3. The crate controller and PCI Bridge may affect PCI throughput.

4. Calls are not thread safe.

5. Servicing one module at a time can lead to data loss.

6. Worst case latency and throughput driven by user implementation.

7. User implementation implicitly coupled to hardware changes.