Skip to content
View wyp7788's full-sized avatar
🎯
Focusing
🎯
Focusing
0 followers · 10 following
  • Institute of Electronic Design Automation, Peking University
  • Shanghai, China
  • 21:53 (UTC -12:00)

Block or report wyp7788

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. SoC_Demo SoC_Demo Public

    Step by step to complete the design of the reduced instryction set CPU and FPGA impementation.

    Verilog 1

  2. wyp7788.github.io wyp7788.github.io Public

    HTML

  3. blog_picture blog_picture Public

    Blog picture

  4. Embedded-System-Standalone-Flow-Design-using-Zynq Embedded-System-Standalone-Flow-Design-using-Zynq Public

    Forked from xupgit/Zynq-Design-using-Vivado

    This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.

    HTML

  5. UART-Transceiver UART-Transceiver Public

    UART-Protocol

  6. fpga_labs_sp22 fpga_labs_sp22 Public

    Forked from EECS150/fpga_labs_sp22

    Verilog