![Texas Instruments]

LM26420/LM26420-Q0/Q1 Dual 2-A, High Frequency Synchronous Buck Regulator

1 Features

- Input Voltage Range of 3 V to 5.5 V
- Output Voltage Range of 0.8 V to 4.5 V
- 2-A Output Current per Regulator
- High Switching Frequency
  - 2.2 MHz (LM26420X)
  - 0.55 MHz (LM26420Y)
- 0.8 V, 1.5% Internal Voltage Reference
- Internal Soft-start
- Independent Power Good & Precision Enable for Each Output
- Current Mode, PWM Operation
- Thermal Shutdown
- Overvoltage Protection
- Start-up into Pre-biased Output Loads
- Regulators are 180° Out of Phase
- LM26420Q0 is an Automotive Grade Product that is AEC-Q100 Grade 0 (Q0) Qualified (–40°C to 150°C Operating Junction Temperature) and AEC-Q100 Grade 1 (Q1) Qualified (–40°C to 125°C Operating Junction Temperature)

2 Applications

- Qualified for Automotive Applications
- Local 5 V to Vcore of FPGAs
- Core Power in HDDs and Set-Top Boxes
- USB Powered Devices
- Powering Core and I/O Voltages for CPUs and ASICs

3 Description

The LM26420 regulator is a monolithic, high-frequency, dual PWM step-down DC/DC converter in a 16-pin WQFN and a 20-pin TSSOP package. With a minimum of external components, the LM26420 is easy to use. The ability to drive two 2-A loads with an internal 75-mΩ PMOS top switch and an internal 50-mΩ NMOS bottom switch using state-of-the-art BiCMOS technology results in the best power density available. The world-class control circuitry allows on-times as low as 30 ns, thus supporting exceptionally high frequency conversion over the entire 3-V to 5.5-V input operating range down to the minimum output voltage of 0.8 V. Switching frequency is internally set to 550 kHz or 2.2 MHz, allowing the use of extremely small surface mount inductors and chip capacitors. Even though the operating frequency is high, efficiencies up to 93% are easy to achieve. External shutdown is included, featuring an ultra-low stand-by current. The LM26420 utilizes current-mode control and internal compensation to provide high-performance regulation over a wide range of operating conditions. Additional features include internal soft-start circuitry to reduce inrush current, pulse-by-pulse current limit, thermal shutdown, power good indicators, precision enables, and output overvoltage protection.

Device Information[1]

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LM26420	HTSSOP (20)	6.50 mm x 4.40 mm
	WQFN (16)	4.00 mm x 4.00 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Simplified Schematic

### Efficiency vs Output Current

Table of Contents

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision F (March 2013) to Revision G   **Page**

- Added automotive Grade 0 1
- Changed formatting to match new TI datasheet guidelines; added Device Information and Handling Ratings tables, Layout, and Device and Documentation Support sections; reformatted Functional Description to Detailed Description and Applications to Applications and Implementation sections 1
- Changed to new equation 31

Changes from Revision G (July 2014) to Revision H   **Page**

- Changed percent sign to suffix 6

5 Pin Configuration and Functions

**16-Pin
WQFN
Top View**

**20-Pin
TSSOP
Top View**

Pin Functions 20-Pin TSSOP

PIN		DESCRIPTION
NUMBER	**NAME**	
1	VINC	Input supply for control circuitry.
2	EN_1	Enable control input. Logic high enable operation for Buck 1. Do not allow this pin to float or be greater than VIN + 0.3 V.
3, 4	$VIND_1$	Power Input supply for Buck 1.
5	SW_1	Output switch for Buck 1. Connect to the inductor.
6,7	$PGND_1$	Power ground pin for Buck 1.
8	FB_1	Feedback pin for Buck 1. Connect to external resistor divider to set output voltage.
9	PG_1	Power Good Indicator for Buck 1. Pin is connected through a resistor to an external supply (open drain output).
10, 11, DAP	Die Attach Pad	Connect to system ground for low thermal impedance, but it cannot be used as a primary GND connection.
12	PG_2	Power Good Indicator for Buck 2. Pin is connected through a resistor to an external supply (open drain output).
13	FB_2	Feedback pin for Buck 2. Connect to external resistor divider to set output voltage.
14, 15	$PGND_2$	Power ground pin for Buck 2.
16	SW_2	Output switch for Buck 2. Connect to the inductor.
17, 18	$VIND_2$	Power Input supply for Buck 2.
19	EN_2	Enable control input. Logic high enable operation for Buck 2. Do not allow this pin to float or be greater than VIN + 0.3 V.
20	AGND	Signal ground pin. Place the bottom resistor of the feedback network as close as possible to pin.

Pin Functions 16-Pin WQFN

PIN		DESCRIPTION
NUMBER	NAME	
1,2	$VIND_1$	Power Input supply for Buck 1.
3	SW_1	Output switch for Buck 1. Connect to the inductor.
4	$PGND_1$	Power ground pin for Buck 1.
5	FB_1	Feedback pin for Buck 1. Connect to external resistor divider to set output voltage.
6	PG_1	Power Good Indicator for Buck 1. Pin is connected through a resistor to an external supply (open drain output).
7	PG_2	Power Good Indicator for Buck 2. Pin is connected through a resistor to an external supply (open drain output).
8	FB_2	Feedback pin for Buck 2. Connect to external resistor divider to set output voltage.
9	$PGND_2$	Power ground pin for Buck 2.
10	SW_2	Output switch for Buck 2. Connect to the inductor.
11, 12	$VIND_2$	Power Input supply for Buck 2.
13	EN_2	Enable control input. Logic high enable operation for Buck 2. Do not allow this pin to float or be greater than VIN + 0.3 V.
14	AGND	Signal ground pin. Place the bottom resistor of the feedback network as close as possible to pin.
15	VINC	Input supply for control circuitry.
16	EN_1	Enable control input. Logic high enable operation for Buck 1. Do not allow this pin to float or be greater than VIN + 0.3 V.
DAP	Die Attach Pad	Connect to system ground for low thermal impedance and as a primary electrical GND connection.

6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted) [1]

		MIN	MAX	UNIT
Input Voltages	VIN	-0.5	7	V
	FB	-0.5	3	
	EN	-0.5	7	
Output Voltages	SW	-0.5	7	V
Infrared or Convection Reflow (15 sec)	Soldering Information		220	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 Handling Ratings (LM26420X/Y)

		MIN	MAX	UNIT
T_{stg}	Storage temperature range	-65	150	°C
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins[1]		2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins[2]		750	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Handling Ratings (LM26420-Q0/Q1)

			MIN	MAX	UNIT
T_{stg}	Storage temperature range		-65	150	°C
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per AEC Q100-002[1]		2000	V
		Charged device model (CDM), per AEC Q100-011	Corner pins 1, 10, 11, and 20		750	
			Other pins		750	

(1) AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.4 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

	MIN	TYP	MAX	UNIT
V_{IN}	3		5.5	V
Junction Temperature (Q1)	−40		125	°C
Junction Temperature (Q0)	−40		150	

6.5 Thermal Information

		LM26420	LM26420	
	THERMAL METRIC[1]	HTSSOP	WQFN	UNIT
		20 PINS	16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	35	40	°C/W
$R_{\theta JC}$	Junction-to-case thermal resistance	3.9	6.8	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.

6.6 Electrical Characteristics Per Buck

Over operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{FB}	Feedback Voltage		0.788	0.800	0.812	V
$\Delta V_{FB}/V_{IN}$	Feedback Voltage Line Regulation	V_{IN} = 3V to 5.5 V		0.05		%/V
I_B	Feedback Input Bias Current			0.40	100	nA
UVLO	Undervoltage Lockout	V_{IN} Rising		2.628	2.90	V
		V_{IN} Falling	2.0	2.3		V
	UVLO Hysteresis			330		mV
F_{SW}	Switching Frequency	LM26420-X	1.85	2.2	2.65	MHz
		LM26420-Y	0.4	0.55	0.7	
F_{FB}	Frequency Fold-back	LM26420-X		300		kHz
		LM26420-Y		150		
D_{MAX}	Maximum Duty Cycle	LM26420-X	86%	91.5%		
		LM26420-Y	90%	98%		
R_{DSON_TOP}	TOP Switch On Resistance	WQFN-16 Package		75	135	mΩ
		TSSOP-20 Package		70	135	
R_{DSON_BOT}	BOTTOM Switch On Resistance	WQFN-16 Package		55	100	mΩ
		TSSOP-20 Package		45	80	
I_{CL_TOP}	TOP Switch Current Limit	V_{IN} = 3.3 V	2.4	3.3		A
I_{CL_BOT}	BOTTOM Switch Reverse Current Limit	V_{IN} = 3.3 V	0.4	0.75		A
$\Delta\Phi$	Phase Shift Between SW_1 and SW_2		160	180	200	°
V_{EN_TH}	Enable Threshold Voltage		0.97	1.04	1.12	V
	Enable Threshold Hysteresis			0.15		
I_{SW_TOP}	Switch Leakage			-0.7		µA
I_{EN}	Enable Pin Current	Sink/Source		5.0		nA
$V_{PG-TH-U}$	Upper Power Good Threshold	FB Pin Voltage Rising	848	925	1,008	mV
	Upper Power Good Hysteresis			40		mV
$V_{PG-TH-L}$	Lower Power Good Threshold	FB Pin Voltage Rising	656	710	791	mV
	Lower Power Good Hysteresis			40		mV
I_{QVINC}	VINC Quiescent Current (non-switching) with both outputs on	LM26420X/Y V_{FB} = 0.9 V		3.3	5.0	mA
	VINC Quiescent Current (switching) with both outputs on	LM26420X/Y V_{FB} = 0.7 V		4.7	6.2	
	VINC Quiescent Current (shutdown)	All Options V_{EN} = 0 V		0.05		µA
I_{QVIND}	VIND Quiescent Current (non-switching)	LM26420X/Y V_{FB} = 0.9 V		0.9	1.5	mA
	VIND Quiescent Current (switching)	LM26420X V_{FB} = 0.7 V		11.0	15.0	
		LM26420Q0X V_{FB} = 0.7 V		11.0	18.0	
		LM26420Y V_{FB} = 0.7 V		3.7	7.5	
	VIND Quiescent Current (shutdown)	All Options V_{EN} = 0 V		0.1		µA
T_{SD}	Thermal Shutdown Temperature			165		°C

Product Folder Links: *LM26420 LM26420-Q0 LM26420-Q1*

6.7 Typical Characteristics

All curves taken at V_{IN} = 5 V with configuration in typical application circuits shown in *Application Information* section of this datasheet. T_J = 25°C, unless otherwise specified.

Figure 1. Efficiency vs Load "X"

Figure 2. Efficiency Vs Load "Y"

Figure 3. Efficiency Vs Load - "X"

Figure 4. Efficiency Vs Load "Y"

Figure 5. Efficiency Vs Load "X"

Figure 6. Efficiency vs Load "Y"

Product Folder Links: *LM26420 LM26420-Q0 LM26420-Q1*

Typical Characteristics (continued)

All curves taken at V_{IN} = 5 V with configuration in typical application circuits shown in *Application Information* section of this datasheet. T_J = 25°C, unless otherwise specified.

Figure 7. Efficiency vs Load "X"

Figure 8. Efficiency vs Load "Y"

Figure 9. Efficiency vs Load "X"

Figure 10. Efficiency vs Load "Y"

V_{IN} = 5 V V_{OUT} = 1.8 V

Figure 11. Load Regulation (All Options)

V_{IN} = 3 V V_{OUT} = 1.8 V

Figure 12. Load Regulation (All Options)

Product Folder Links: *LM26420 LM26420-Q0 LM26420-Q1*

Typical Characteristics (continued)

All curves taken at V$_{IN}$ = 5 V with configuration in typical application circuits shown in *Application Information* section of this datasheet. T$_J$ = 25°C, unless otherwise specified.

V$_{OUT}$ = 1.8 V   I$_{OUT}$ = 1000 mA

Figure 13. Line Regulation - "X"

V$_{OUT}$ = 1.8 V   I$_{OUT}$ = 1000 mA

Figure 14. Line Regulation - "Y"

Figure 15. Oscillator Frequency vs Temperature - "X"


**Figure 16. Oscillator Frequency vs Temperature - "Y"**

**Figure 17. R$_{DSON}$ Top Vs Temperature (WQFN-16 Package)**

Figure 18. R$_{DSON}$ Bottom Vs Temperature (WQFN-16 Package)

Submit Documentation Feedback   9

Product Folder Links: *LM26420 LM26420-Q0 LM26420-Q1*

Typical Characteristics (continued)

All curves taken at V_{IN} = 5 V with configuration in typical application circuits shown in *Application Information* section of this datasheet. T_J = 25°C, unless otherwise specified.


Figure 19. R_{DSON} Top Vs Temperature (TSSOP-20 Package)

Figure 20. R_{DSON} Bottom Vs Temperature (TSSOP-20 Package)

Figure 21. I_Q (Quiescent Current Switching) - "X"


Figure 22. I_Q (Quiescent Current Switching) - "Y"

Figure 23. V_{FB} Vs Temperature

V_{IN} = 5 V & 3.3 V

Figure 24. Current Limit Vs Temperature

Product Folder Links: *LM26420 LM26420-Q0 LM26420-Q1*

Typical Characteristics (continued)

All curves taken at V_{IN} = 5 V with configuration in typical application circuits shown in *Application Information* section of this datasheet. T_J = 25°C, unless otherwise specified.


Figure 25. Reverse Current Limit Vs Temperature


Figure 26. Short Circuit Waveforms

Figure 27. I_Q (Quiescent Current) vs Temperature (Q0 Grade)

Figure 28. V_{FB} vs Temperature (Q0 Grade)

Figure 29. Current Limit vs Temperature (Q0 Grade)

Figure 30. Reverse Current Limit vs Temperature (Q0 Grade)

Typical Characteristics (continued)

All curves taken at V_{IN} = 5 V with configuration in typical application circuits shown in *Application Information* section of this datasheet. T_J = 25°C, unless otherwise specified.

Figure 31. R_DSON Top vs Temperature (Q0 Grade)

Figure 32. R_DSON Bottom vs Temperature (Q0 Grade)

Figure 33. Oscillator Frequency vs Temperature (Q0 Grade)

Product Folder Links: *LM26420 LM26420-Q0 LM26420-Q1*

7 Detailed Description

7.1 Overview

The LM26420 is a constant frequency dual PWM buck synchronous regulator IC that can supply two loads at up to 2 A each. The regulator has a preset switching frequency of either 2.2 MHz or 550 kHz. This high frequency allows the LM26420 to operate with small surface mount capacitors and inductors, resulting in a DC/DC converter that requires a minimum amount of board space. The LM26420 is internally compensated, so it is simple to use and requires few external components. The LM26420 uses current-mode control to regulate the output voltage. The following operating description of the LM26420 will refer to the *Functional Block Diagram*, which depicts the functional blocks for one of the two channels, and to the waveforms in Figure 34. The LM26420 supplies a regulated output voltage by switching the internal PMOS and NMOS switches at constant frequency and variable duty cycle. A switching cycle begins at the falling edge of the reset pulse generated by the internal clock. When this pulse goes low, the output control logic turns on the internal PMOS control switch (TOP Switch). During this on-time, the SW pin voltage (V_{SW}) swings up to approximately V_{IN}, and the inductor current (I_L) increases with a linear slope. I_L is measured by the current sense amplifier, which generates an output proportional to the switch current. The sense signal is summed with the regulator's corrective ramp and compared to the error amplifier's output, which is proportional to the difference between the feedback voltage and V_{REF}. When the PWM comparator output goes high, the TOP Switch turns off and the NMOS switch (BOTTOM Switch) turns on after a short delay, which is controlled by the Dead-Time-Control Logic, until the next switching cycle begins. During the top switch off-time, inductor current discharges through the BOTTOM Switch, which forces the SW pin to swing to ground. The regulator loop adjusts the duty cycle (D) to maintain a constant output voltage.

Figure 34. Typical Waveforms

7.2 Functional Block Diagram

7.3 Feature Description

7.3.1 Soft-Start

This function forces V_{OUT} to increase at a controlled rate during start up in a controlled fashion, which helps reduce inrush current and eliminate overshoot on V_{OUT}. During soft-start, the error amplifier's reference voltage ramps from 0 V to its nominal value of 0.8 V in approximately 600 µs. If the converter is turned on into a pre-biased load, then the feedback will begin ramping from the pre-bias voltage but at the same rate as if it had started from 0 V. The two outputs startup ratiometrically if enabled at the same time, see Figure 35 below.

Feature Description (continued)

Figure 35. Soft-Start

7.3.2 Power Good

The LM26420 features an open drain power good (PG) pin to sequence external supplies or loads and to provide fault detection. This pin requires an external resistor (R_{PG}) to pull PG high when the output is within the PG tolerance window. Typical values for this resistor range from 10 kΩ to 100 kΩ.

7.3.3 Precision Enable

The LM26420 features independent precision enables that allow the converter to be controlled by an external signal. This feature allows the device to be sequenced either by a external control signal or the output of another converter in conjunction with a resistor divider network. It can also be set to turn on at a specific input voltage when used in conjunction with a resistor divider network connected to the input voltage. The device is enabled when the EN pin exceeds 1.04 V and has a 150-mV hysteresis.

## 7.4 Device Functional Modes

7.4.1 Output Overvoltage Protection

The overvoltage comparator compares the FB pin voltage to a voltage that is approximately 15% greater than the internal reference V_{REF}. Once the FB pin voltage goes 15% above the internal reference, the internal PMOS switch is turned off, which allows the output voltage to decrease toward regulation.

7.4.2 Undervoltage Lockout

Undervoltage lockout (UVLO) prevents the LM26420 from operating until the input voltage exceeds 2.628 V (typ). The UVLO threshold has approximately 330 mV of hysteresis, so the part will operate until V_{IN} drops below 2.3 V (typ). Hysteresis prevents the part from turning off during power up if V_{IN} is non-monotonic.

7.4.3 Current Limit

The LM26420 uses cycle-by-cycle current limiting to protect the output switch. During each switching cycle, a current limit comparator detects if the output switch current exceeds 3.3 A (typ), and turns off the switch until the next switching cycle begins.

7.4.4 Thermal Shutdown

Thermal shutdown limits total power dissipation by turning off the output switch when the IC junction temperature exceeds 165°C. After thermal shutdown occurs, the output switch does not turn on until the junction temperature drops to approximately 150°C.

8 Application and Implementation

8.1 Application Information

8.1.1 Programming Output Voltage

The output voltage is set using the following equation where R2 is connected between the FB pin and GND, and R1 is connected between V_{OUT} and the FB pin. A good value for R2 is 10 kΩ. When designing a unity gain converter (V_{OUT} = 0.8 V), R1 should be between 0 Ω and 100 Ω, and R2 should be on the order of 5 kΩ to 50 kΩ. 10 kΩ is the suggested value where R1 is the top feedback resistor and R2 is the bottom feedback resistor.

$$R1 = \left(\frac{V_{OUT}}{V_{REF}} - 1 \right) \times R2 \tag{1}$$

$$V_{REF} = 0.80V \tag{2}$$

Figure 36. Programming V$_{OUT}$

To determine the maximum allowed resistor tolerance , use the following equation:

$$\sigma = \left(\frac{1 - \frac{V_{FB}}{V_{OUT}}}{1 + 2x \frac{1}{TOL - \phi}} \right) \tag{3}$$

where TOL is the set point accuracy of the regulator, is the tolerance of V_{FB}.

Example:

VOUT = 2.5 V, with a set point accuracy of ±3.5%.

$$\sigma = \left(\frac{1 - \frac{0.8V}{2.5V}}{1 + 2x \frac{1}{3.5\% - 1.5\%}} \right) = 1.4\% \tag{4}$$

Choose 1% resistors. If R2 = 10 kΩ, then R1 is 21.25 kΩ.

8.1.2 VINC Filtering Components

Additional filtering is required between VINC and AGND in order to prevent high frequency noise on VIN from disturbing the sensitive circuitry connected to VINC. A small RC filter can be used on the VINC pin as shown in Figure 37.

Application Information (continued)

Figure 37. RC Filter On VINC

In general, R_F is typically between 1 Ω and 10 Ω so that the steady state voltage drop across the resistor due to the VINC bias current does not affect the UVLO level. C_F can range from 0.22 μF to 1.0 μF in X7R or X5R dielectric, where the RC time constant should be at least 2 μs. C_F should be placed as close as possible to IC with a direct connection from VINC and AGND.

8.1.3 Using Precision Enable And Power Good

The LM26420's precision enable and power good pins address many of the sequencing requirements required in today's challenging applications. Each output can be controlled independently and have independent power good. This allows for a multitude of ways to control each output. Typically, the enables to each output are tied together to the input voltage and the outputs will ratiometrically ramp up when the input voltage reaches above UVLO rising threshold. There may be instances where it is desired that the second output (V_{OUT2}) does not turn on until the first output (V_{OUT1}) has reached 90% of the desired set-point. This is easily achieved with an external resistor divider attached from V_{OUT1} to EN_2, see Figure 38.

Figure 38. V_{OUT1} Controlling V_{OUT2} With Resistor Divider

If it is not desired to have a resistor divider to control V_{OUT2} with V_{OUT1}, then the PG_1 can be connected to the EN_2 pin to control V_{OUT2}, see Figure 39. R_{PG1} is a pull up resistor on the range of 10 kΩ to 100 kΩ, 50 kΩ is the suggested value. This will turn on V_{OUT2} when V_{OUT1} is approximately 90% of the programmed output.

> **NOTE**
> This will also turn off V_{OUT2} when V_{OUT1} is outside the ±10% of the programmed output.

Application Information (continued)

Figure 39. PG$_1$ Controlling V$_{OUT2}$

Another example might be that the output is not to be turned on until the input voltage reaches 90% of desired voltage set-point. This verifies that the input supply is stable before turning on the output. Select R$_{EN1}$ and R$_{EN2}$ such that the voltage at the EN pin is greater than 1.12 V when reaching the 90% desired set-point.

Figure 40. V$_{OUT}$ Controlling V$_{IN}$

The power good feature of the LM26420 is designed with hysteresis in order to ensure no false power good flags are asserted during large transient. Once power good is asserted high, it will not be pulled low until the output voltage exceeds ±14% of the setpoint for a during of approximately 7.5 µs (typ.), see Figure 41.

Figure 41. Power Good Hysteresis Operation

8.1.4 Over-Current Protection

When the switch current reaches the current limit value, it is turned off immediately. This effectively reduces the duty cycle and therefore the output voltage dips and continues to droop until the output load matches the peak current limit inductor current. As the FB voltage drops below 480 mV the operating frequency begins to decrease until it hits full on frequency fold-back which is set to approximately 150 kHz for the Y version and 300 kHz for the X version. Frequency fold back helps reduce the thermal stress in the IC by reducing the switching losses and to prevent runaway of the inductor current when the output is shorted to ground.

Application Information (continued)

It is important to note that when recovering from a over-current condition the converter does not go through the soft-start process. There may be an over-shoot due to the sudden removal of the over-current fault. The reference voltage at the non-inverting input of the error amplifier always sits at 0.8 V during the over-current condition, therefore when the fault is removed the converter bring the FB voltage back to 0.8 V as quickly as possible. The over-shoot depend on whether there is a load on the output after the removal of the over-current fault, the size of the inductor, and the amount of capacitance on the output. The smaller the inductor and the larger the capacitance on the output the smaller the overshoot.

> **NOTE**
> Over-current protection for each output is independent.

8.2 Typical Applications

8.2.1 LM26420X 2.2-MHz, 0.8-V Application

Figure 42. LM26420X (2.2 MHz): V_{IN} = 5 V, V_{OUT1} = 1.8 V @ 2.0 A and V_{OUT2} = 0.8 V @ 2.0 A

8.2.1.1 Design Requirements

Table 1. Bill Of Materials

PART ID	PART VALUE	MANUFACTURER	PART NUMBER
U1	2 A Buck Regulator	TI	LM26420X
C3, C4	15 µF, 6.3 V, 1206, X5R	TDK	C3216X5R0J156M
C1	33 µF, 6.3 V, 1206, X5R	TDK	C3216X5R0J336M
C2, C6	22 µF, 6.3 V, 1206, X5R	TDK	C3216X5R0J226M
C5	0.47 µF, 10 V, 0805, X7R	Vishay	VJ0805Y474KXQCW1BC
L1	1.0 µH, 7.9 A	TDK	RLF7030T-1R0M6R4
L2	0.7 µH, 3.7 A	Coilcraft	LPS4414-701ML
R3, R4	10.0 kΩ, 0603, 1%	Vishay	CRCW060310K0F
R5, R6	49.9 kΩ, 0603, 1%	Vishay	CRCW060649K9F
R1	12.7 kΩ, 0603, 1%	Vishay	CRCW060312K7F
R7, R2	4.99 Ω, 0603, 1%	Vishay	CRCW06034R99F

8.2.1.2 Detailed Design Procedure

8.2.1.2.1 Inductor Selection

The Duty Cycle (D) can be approximated as the ratio of output voltage (V_{OUT}) to input voltage (V_{IN}):

$$D = \frac{V_{OUT}}{V_{IN}}$$

(5)

The voltage drop across the internal NMOS (SW_BOT) and PMOS (SW_TOP) must be included to calculate a more accurate duty cycle. Calculate D by using the following formulas:

$$D = \frac{V_{OUT} + V_{SW\_BOT}}{V_{IN} + V_{SW\_BOT} - V_{SW\_TOP}}$$

(6)

V_{SW_TOP} and V_{SW_BOT} can be approximated by:

$$V_{SW\_TOP} = I_{OUT} \times R_{DSON\_TOP}$$

(7)

$$V_{SW\_BOT} = I_{OUT} \times R_{DSON\_BOT}$$

(8)

The inductor value determines the output ripple voltage. Smaller inductor values decrease the size of the inductor, but increase the output ripple voltage. An increase in the inductor value will decrease the output ripple current.

One must ensure that the minimum current limit (2.4 A) is not exceeded, so the peak current in the inductor must be calculated. The peak current (I_{LPK}) in the inductor is calculated by:

$$I_{LPK} = I_{OUT} + \Delta i_L$$

(9)

Figure 43. Inductor Current

$$\frac{V_{IN} - V_{OUT}}{L} = \frac{2\Delta i_L}{DT_S}$$

(10)

In general,

$$\Delta i_L = 0.1 \times (I_{OUT}) \rightarrow 0.2 \times (I_{OUT})$$

(11)

If Δi_L = 20% of 2 A, the peak current in the inductor will be 2.4 A. The minimum ensured current limit over all operating conditions is 2.4 A. One can either reduce Δi_L, or make the engineering judgment that zero margin will be safe enough. The typical current limit is 3.3 A.

The LM26420 operates at frequencies allowing the use of ceramic output capacitors without compromising transient response. Ceramic capacitors allow higher inductor ripple without significantly increasing output ripple voltage. See *Output Capacitor* section for more details on calculating output voltage ripple. Now that the ripple current is determined, the inductance is calculated by:

$$L = \left(\frac{DT_S}{2\Delta i_L}\right) \times (V_{IN} - V_{OUT})$$

(12)

Where

$$T_S = \frac{1}{f_S}$$

(13)

When selecting an inductor, make sure that it is capable of supporting the peak output current without saturating. Inductor saturation will result in a sudden reduction in inductance and prevent the regulator from operating correctly. The peak current of the inductor is used to specify the maximum output current of the inductor and saturation is not a concern due to the exceptionally small delay of the internal current limit signal. Ferrite based inductors are preferred to minimize core losses when operating with the frequencies used by the LM26420. This presents little restriction since the variety of ferrite-based inductors is huge. Lastly, inductors with lower series resistance (R_{DCR}) will provide better operating efficiency. For recommended inductors see *Typical Applications* section.

8.2.1.2.2   Input Capacitor Selection

The input capacitors provide the AC current needed by the nearby power switch so that current provided by the upstream power supply does not carry a lot of AC content, generating less EMI. To the buck regulator in question, the input capacitor also prevents the drain voltage of the FET switch from dipping when the FET is turned on, therefore providing a healthy line rail for the LM26420 to work with. Since typically most of the AC current is provided by the local input capacitors, the power loss in those capacitors can be a concern. In the case of the LM26420 regulator, since the two channels operate 180° out of phase, the AC stress in the input capacitors is less than if they operated in phase. The measure for the AC stress is called input ripple RMS current. It is strongly recommended that at least one 10µF ceramic capacitor be placed next to each of the VIND pins. Bulk capacitors such as electrolytic capacitors or OSCON capacitors can be added to help stabilize the local line voltage, especially during large load transient events. As for the ceramic capacitors, use X7R or X5R types. They maintain most of their capacitance over a wide temperature range. Try to avoid sizes smaller than 0805. Otherwise significant drop in capacitance may be caused by the DC bias voltage. See *Output Capacitor* section for more information. The DC voltage rating of the ceramic capacitor should be higher than the highest input voltage.

Capacitor temperature is a major concern in board designs. While using a 10-µF or higher MLCC as the input capacitor is a good starting point, it is a good idea to check the temperature in the real thermal environment to make sure the capacitors are not over-heated. Capacitor vendors may provide curves of ripple RMS current vs. temperature rise, based on a designated thermal impedance. In reality, the thermal impedance may be very different. So it is always a good idea to check the capacitor temperature on the board.

Since the duty cycles of the two channels may overlap, calculation of the input ripple RMS current is a little tedious. Use the following equation.

$$I_{irrms} = \sqrt{(I_1 - I_{av})^2 d1 + (I_2 - I_{av})^2 d2 + (I_1 + I_2 - I_{av})^2 d3}$$

(14)

I_1 is Channel 1's maximum output current. I_2 is Channel 2's maximum output current. d1 is the non-overlapping portion of Channel 1's duty cycle D_1. d2 is the non-overlapping portion of Channel 2's duty cycle D_2. d3 is the overlapping portion of the two duty cycles. I_{av} is the average input current. $I_{av}= I_1 \times D_1 + I_2 \times D_2$. To quickly determine the values of d1, d2 and d3, refer to the decision tree in Figure 44. To determine the duty cycle of each channel, use $D = V_{OUT}/V_{IN}$ for a quick result or use the following equation for a more accurate result.

$$D = \frac{V_{OUT} + V_{SW\_BOT} + I_{OUT} \times R_{DC}}{V_{IN} + V_{SW\_BOT} - V_{SW\_TOP}}$$

(15)

R_{DC} is the winding resistance of the inductor. R_{DS} is the ON resistance of the MOSFET switch.

Example:

V_{IN} = 5 V, V_{OUT1} = 3.3 V, I_{OUT1} = 2 A, V_{OUT2} = 1.2 V, I_{OUT2} = 1.5 A, R_{DS} = 170 mΩ, R_{DC} = 30 mΩ. (I_{OUT1} is the same as I_1 in the input ripple RMS current equation, I_{OUT2} is the same as I_2).

First, find out the duty cycles. Plug the numbers into the duty cycle equation and we get D1 = 0.75, and D2 = 0.33. Next, follow the decision tree in Figure 44 to find out the values of d1, d2 and d3. In this case, d1 = 0.5, d2 = D2 + 0.5 - D1 = 0.08, and d3 = D1 - 0.5 = 0.25. I_{av} = I_{OUT1} x D1 + I_{OUT2} x D2 = 1.995 A. Plug all the numbers into the input ripple RMS current equation and the result is $I_{IR(rms)}$ = 0.77 A.

Figure 44. Determining D1, D2 And D3

8.2.1.2.3 Output Capacitor

The output capacitor is selected based upon the desired output ripple and transient response. The initial current of a load transient is provided mainly by the output capacitor. The output ripple of the converter is approximately:

$$\Delta V_{OUT} = \Delta I_L \left(R_{ESR} + \frac{1}{8 \times F_{SW} \times C_{OUT}} \right)$$

(16)

When using MLCCs, the ESR is typically so low that the capacitive ripple may dominate. When this occurs, the output ripple will be approximately sinusoidal and 90° phase shifted from the switching action. Given the availability and quality of MLCCs and the expected output voltage of designs using the LM26420, there is really no need to review any other capacitor technologies. Another benefit of ceramic capacitors is their ability to bypass high frequency noise. A certain amount of switching edge noise will couple through parasitic capacitances in the inductor to the output. A ceramic capacitor will bypass this noise while a tantalum will not. Since the output capacitor is one of the two external components that control the stability of the regulator control loop, most applications will require a minimum of 22 µF of output capacitance. Capacitance often, but not always, can be increased significantly with little detriment to the regulator stability. Like the input capacitor, recommended multilayer ceramic capacitors are X7R or X5R types.

8.2.1.2.4 Calculating Efficiency, and Junction Temperature

The complete LM26420 DC/DC converter efficiency can be estimated in the following manner.

$$\eta = \frac{P_{OUT}}{P_{IN}}$$

(17)

Or

$$\eta = \frac{P_{OUT}}{P_{OUT} + P_{LOSS}}$$

(18)

Calculations for determining the most significant power losses are shown below. Other losses totaling less than 2% are not discussed.

Power loss (P_{LOSS}) is the sum of two basic types of losses in the converter: switching and conduction. Conduction losses usually dominate at higher output loads, whereas switching losses remain relatively fixed and dominate at lower output loads. The first step in determining the losses is to calculate the duty cycle (D):

$$D = \frac{V_{OUT} + V_{SW\_BOT}}{V_{IN} + V_{SW\_BOT} - V_{SW\_TOP}}$$

(19)

V_{SW_TOP} is the voltage drop across the internal PFET when it is on, and is equal to:

Product Folder Links: *LM26420 LM26420-Q0 LM26420-Q1*

$$V_{SW\_TOP} = I_{OUT} \times R_{DSON\_TOP} \tag{20}$$

V_{SW_BOT} is the voltage drop across the internal NFET when it is on, and is equal to:

$$V_{SW\_BOT} = I_{OUT} \times R_{DSON\_BOT} \tag{21}$$

If the voltage drop across the inductor (V_{DCR}) is accounted for, the equation becomes:

$$D = \frac{V_{OUT} + V_{SW\_BOT} + V_{DCR}}{V_{IN} + V_{SW\_BOT} + V_{DCR} - V_{SW\_TOP}} \tag{22}$$

Another significant external power loss is the conduction loss in the output inductor. The equation can be simplified to:

$$P_{IND} = I_{OUT}^2 \times R_{DCR} \tag{23}$$

The LM26420 conduction loss is mainly associated with the two internal FETs:

$$P_{COND\_TOP} = (I_{OUT}^2 \times D) \left(1 + \frac{1}{3} \times \left(\frac{\Delta i_L}{I_{OUT}}\right)^2\right) R_{DSON\_TOP}$$

$$P_{COND\_BOT} = (I_{OUT}^2 \times (1\text{-}D)) \left(1 + \frac{1}{3} \times \left(\frac{\Delta i_L}{I_{OUT}}\right)^2\right) R_{DSON\_BOT} \tag{24}$$

If the inductor ripple current is fairly small, the conduction losses can be simplified to:

$$P_{COND\_TOP} = (I_{OUT}^2 \times R_{DSON\_TOP} \times D) \tag{25}$$
$$P_{COND\_BOT} = (I_{OUT}^2 \times R_{DSON\_BOT} \times (1\text{-}D)) \tag{26}$$
$$P_{COND} = P_{COND\_TOP} + P_{COND\_BOT} \tag{27}$$

Switching losses are also associated with the internal FETs. They occur during the switch on and off transition periods, where voltages and currents overlap resulting in power loss. The simplest means to determine this loss is to empirically measuring the rise and fall times (10% to 90%) of the switch at the switch node.

Switching Power Loss is calculated as follows:

$$P_{SWR} = 1/2(V_{IN} \times I_{OUT} \times F_{SW} \times T_{RISE}) \tag{28}$$
$$P_{SWF} = 1/2(V_{IN} \times I_{OUT} \times F_{SW} \times T_{FALL}) \tag{29}$$
$$P_{SW} = P_{SWR} + P_{SWF} \tag{30}$$
$$\tag{31}$$

Another loss is the power required for operation of the internal circuitry:

$$P_Q = I_Q \times V_{IN} \tag{32}$$

I_Q is the quiescent operating current, and is typically around 8.4 mA (I_{QVINC} = 4.7 mA + I_{QVIND} = 3.7 mA) for the 550 kHz frequency option.

Due to Dead-Time-Control Logic in the converter, there is a small delay (~4 nsec) between the turn ON and OFF of the TOP and BOTTOM FET. During this time, the body diode of the BOTTOM FET is conducting with a voltage drop of V_{BDIODE} (~.65 V). This allows the inductor current to circulate to the output, until the BOTTOM FET is turned ON and the inductor current passes through the FET. There is a small amount of power loss due to this body diode conducting and it can be calculated as follows:

$$P_{BDIODE} = 2 \times (V_{BDIODE} \times I_{OUT} \times F_{SW} \times T_{BDIODE}) \tag{33}$$

Typical Application power losses are:

$$P_{LOSS} = \Sigma P_{COND} + P_{SW} + P_{BDIODE} + P_{IND} + P_Q \tag{34}$$
$$P_{INTERNAL} = \Sigma P_{COND} + P_{SW} + P_{BDIODE} + P_Q \tag{35}$$

Table 2. Power Loss Tabulation

DESIGN PARAMETER	VALUE	DESIGN PARAMETER	VALUE
V_{IN}	5 V	V_{OUT}	1.2 V
I_{OUT}	2 A	P_{OUT}	2.4 W
F_{SW}	550 kHz		
V_{BDIODE}	0.65 V	P_{BDIODE}	5.7 mW
I_Q	8.4 mA	P_Q	42 mW
T_{RISE}	1.5 nsec	P_{SWR}	4.1 mW
T_{FALL}	1.5 nsec	P_{SWF}	4.1 mW
R_{DSON_TOP}	75 mΩ	P_{COND_TOP}	81 mW
R_{DSON_BOT}	55 mΩ	P_{COND_BOT}	167 mW
IND_{DCR}	20 mΩ	P_{IND}	80 mW
D	0.262	P_{LOSS}	384 mW
η	86.2%	$P_{INTERNAL}$	304 mW

These calculations assume a junction temperature of 25°C. The R_{DSON} values will be larger due to internal heating; therefore, the internal power loss ($P_{INTERNAL}$) must be first calculated to estimate the rise in junction temperature.

8.2.1.3 Application Curves

V_{OUT} = 1.2 V   25-100% Load Transient

Figure 45. Load Transient Response - X Version

V_{OUT} = 1.2 V   25-100% Load Transient

Figure 46. Load Transient Response - Y Version

V_{IN} = 5 V V_{OUT} = 1.8 V @ 1 A

Figure 47. Start-Up (Soft-Start)

V_{IN} = 5 V V_{OUT} = 1.8 V @ 1 A

Figure 48. Enable - Disable

8.2.2 LM26420X 2.2-MHz, 1.8-V Application

Figure 49. LM26420X (2.2 MHz): V_{IN} = 5 V, V_{OUT1} = 3.3 V @ 2.0 A and V_{OUT2} = 1.8V @ 2.0 A

8.2.2.1 Design Requirements

Table 3. Bill Of Materials

PART ID	PART VALUE	MANUFACTURER	PART NUMBER
U1	2 A Buck Regulator	TI	LM26420X
C3, C4	15 µF, 6.3 V, 1206, X5R	TDK	C3216X5R0J156M
C1	22 µF, 6.3 V, 1206, X5R	TDK	C3216X5R0J226M
C2	33 µF, 6.3 V, 1206, X5R	TDK	C3216X5R0J336M
C5	0.47 µF, 10 V, 0805, X7R	Vishay	VJ0805Y474KXQCW1BC
L1, L2	1.0 µH, 7.9 A	TDK	RLF7030T-1R0M6R4
R3, R4	10.0 kΩ, 0603, 1%	Vishay	CRCW060310K0F
R2	12.7 kΩ, 0603, 1%	Vishay	CRCW060312K7F
R5, R6	49.9 kΩ, 0603, 1%	Vishay	CRCW060649K9F
R1	31.6 kΩ, 0603, 1%	Vishay	CRCW060331K6F
R7	4.99 Ω, 0603, 1%	Vishay	CRCW06034R99F

8.2.2.2 Detailed Design Procedure

See *Detailed Design Procedure* above.

8.2.2.3 Application Curves

See *Application Curves* above.

8.2.3 LM26420X 2.2-MHz, 2.5-V Application

Figure 50. LM26420X (2.2 MHz): V_{IN} = 5 V, V_{OUT1} = 1.2 V @ 2.0 A and V_{OUT2} = 2.5 V @ 2.0 A

8.2.3.1 Design Requirements

Table 4. Bill Of Materials

PART ID	PART VALUE	MANUFACTURER	PART NUMBER
U1	2 A Buck Regulator	TI	LM26420X
C3, C4	15 µF, 6.3 V, 1206, X5R	TDK	C3216X5R0J156M
C1	33 µF, 6.3 V, 1206, X5R	TDK	C3216X5R0J336M
C2	22 µF, 6.3 V, 1206, X5R	TDK	C3216X5R0J226M
C5	0.47 µF, 10 V, 0805, X7R	Vishay	VJ0805Y474KXQCW1BC
L1	1.0 µH, 7.9A	TDK	RLF7030T-1R0M6R4
L2	1.5 µH, 6.5A	TDK	RLF7030T-1R5M6R1
R3, R4	10.0 kΩ, 0603, 1%	Vishay	CRCW060310K0F
R1	4.99 kΩ, 0603, 1%	Vishay	CRCW06034K99F
R5, R6	49.9 kΩ, 0603, 1%	Vishay	CRCW060649K9F
R2	21.5 kΩ, 0603, 1%	Vishay	CRCW060321K5F
R7	4.99 Ω, 0603, 1%	Vishay	CRCW06034R99F

8.2.3.2 Detailed Design Procedure

See *Detailed Design Procedure* above.

8.2.3.3 Application Curves

See *Application Curves* above.

Product Folder Links: *LM26420 LM26420-Q0 LM26420-Q1*

8.2.4 LM26420Y 550 kHz, 0.8-V Application

Figure 51. LM26420Y (550 kHz): V_{IN} = 5 V, V_{OUT1} = 1.8 V @ 2.0 A and V_{OUT2} = 0.8 V @ 2.0 A

8.2.4.1 Design Requirements

Table 5. Bill Of Materials

PART ID	PART VALUE	MANUFACTURER	PART NUMBER
U1	2 A Buck Regulator	TI	LM26420Y
C3, C4	22 µF, 6.3 V, 1206, X5R	TDK	C3216X5R0J226M
C1, C2, C6, C7, C8	47 µF, 6.3 V, 1206, X5R	TDK	C3216X5R0J476M
C5	0.47 µF, 10 V, 0805, X7R	Vishay	VJ0805Y474KXQCW1BC
L1	5.0 µH, 2.82 A	Coilcraft	MSS7341-502NL
L2	3.3 µH, 3.28 A	Coilcraft	MSS7341-332NL
R3, R4	10.0 kΩ, 0603, 1%	Vishay	CRCW060310K0F
R5, R6	49.9 kΩ, 0603, 1%	Vishay	CRCW060649K9F
R1	12.7 kΩ, 0603, 1%	Vishay	CRCW060312K7F
R7, R2	4.99 Ω, 0603, 1%	Vishay	CRCW06034R99F

8.2.4.2 Detailed Design Procedure

See *Detailed Design Procedure* above.

8.2.4.3 Application Curves

See *Application Curves* above.

8.2.5 LM26420Y 550-kHz, 1.8-V Application

Figure 52. LM26420Y (550 kHz): V_{IN} = 5 V, V_{OUT1} = 3.3 V @ 2.0 A and V_{OUT2} = 1.8 V @ 2.0 A

8.2.5.1 Design Requirements

Table 6. Bill Of Materials

PART ID	PART VALUE	MANUFACTURER	PART NUMBER
U1	2 A Buck Regulator	TI	LM26420Y
C3, C4	22 μF, 6.3 V, 1206, X5R	TDK	C3216X5R0J226M
C1, C2, C6	47 μF, 6.3 V, 1206, X5R	TDK	C3216X5R0J476M
C5	0.47 μF, 10 V, 0805, X7R	Vishay	VJ0805Y474KXQCW1BC
L1, L2	5.0 μH, 2.82 A	Coilcraft	MSS7341-502NL
R3, R4	10.0 kΩ, 0603, 1%	Vishay	CRCW060310K0F
R2	12.7 kΩ, 0603, 1%	Vishay	CRCW060312K7F
R5, R6	49.9 kΩ, 0603, 1%	Vishay	CRCW060649K9F
R1	31.6 kΩ, 0603, 1%	Vishay	CRCW060331K6F
R7	4.99 Ω, 0603, 1%	Vishay	CRCW06034R99F

8.2.5.2 Detailed Design Procedure

See *Detailed Design Procedure* above.

8.2.5.3 Application Curves

See *Application Curves* above.

## 8.2.6 LM26420Y 550-kHz, 2.5-V Application

Figure 53. LM26420Y (550 kHz): V_{IN} = 5 V, V_{OUT1} = 1.2 V @ 2.0 A and V_{OUT2} = 2.5 V @ 2.0 A

8.2.6.1 Design Requirements

Table 7. Bill Of Materials

PART ID	PART VALUE	MANUFACTURER	PART NUMBER
U1	2 A Buck Regulator	TI	LM26420Y
C3, C4	22 µF, 6.3 V, 1206, X5R	TDK	C3216X5R0J226M
C1, C6, C7	33 µF, 6.3 V, 1206, X5R	TDK	C3216X5R0J336M
C2	47 µF, 6.3 V, 1206, X5R	TDK	C3216X5R0J476M
C5	0.47 µF, 10 V, 0805, X7R	Vishay	VJ0805Y474KXQCW1BC
L1	3.3 µH, 3.28 A	Coilcraft	MSS7341-332NL
L2	5.0 µH, 2.82 A	Coilcraft	MSS7341-502NL
R3, R4	10.0 kΩ, 0603, 1%	Vishay	CRCW060310K0F
R1	4.99 kΩ, 0603, 1%	Vishay	CRCW06034K99F
R5, R6	49.9 kΩ, 0603, 1%	Vishay	CRCW060649K9F
R2	21.5 kΩ, 0603, 1%	Vishay	CRCW060321K5F
R7	4.99 Ω, 0603, 1%	Vishay	CRCW06034R99F

8.2.6.2 Detailed Design Procedure

See *Detailed Design Procedure* above.

8.2.6.3 Application Curves

See *Application Curves* above.

9 Power Supply Recommendations

The LM26420 is designed to operate from an input voltage supply range between 3 V and 5.5 V. This input supply should be well regulated and able to withstand maximum input current and maintain a stable voltage. The resistance of the input supply rail should be low enough that an input current transient does not cause a high enough drop at the LM26420 supply voltage that can cause a false UVLO fault triggering and system reset. If the input supply is located more than a few inches from the LM26420, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. The amount of bulk capacitance is not critical, but a 47 µF or 100 µF electrolytic capacitor is a typical choice.

10 Layout

10.1 Layout Guidelines

When planning layout there are a few things to consider when trying to achieve a clean, regulated output. The most important consideration is the close coupling of the GND connections of the input capacitor and the PGND pin. These ground ends should be close to one another and be connected to the GND plane with at least two through-holes. Place these components as close to the IC as possible. Next in importance is the location of the GND connection of the output capacitor, which should be near the GND connections of VIND and PGND. There should be a continuous ground plane on the bottom layer of a two-layer board except under the switching node island. The FB pin is a high impedance node and care should be taken to make the FB trace short to avoid noise pickup and inaccurate regulation. The feedback resistors should be placed as close as possible to the IC, with the GND of R1 placed as close as possible to the GND of the IC. The V_{OUT} trace to R2 should be routed away from the inductor and any other traces that are switching. High AC currents flow through the V_{IN}, SW and V_{OUT} traces, so they should be as short and wide as possible. However, making the traces wide increases radiated noise, so the designer must make this trade-off. Radiated noise can be decreased by choosing a shielded inductor. The remaining components should also be placed as close as possible to the IC. Please see Application Note AN-1229 SNVA054 for further considerations and the LM26420 demo board as an example of a four-layer layout.

**Figure 54. Internal Connection**

For certain high power applications, the PCB land may be modified to a *dog bone* shape (see Figure 55). By increasing the size of ground plane, and adding thermal vias, the $R_{\theta JA}$ for the application can be reduced.

10.1.1 Thermal Guidelines

T_J = Chip junction temperature

T_A = Ambient temperature

$R_{\theta JC}$ = Thermal resistance from chip junction to device case

$R_{\theta JA}$ = Thermal resistance from chip junction to ambient air

Heat in the LM26420 due to internal power dissipation is removed through conduction and/or convection.

Conduction: Heat transfer occurs through cross sectional areas of material. Depending on the material, the transfer of heat can be considered to have poor to good thermal conductivity properties (insulator vs. conductor).

Heat Transfer goes as:

Silicon → package → lead frame → PCB

Layout Guidelines (continued)

Convection: Heat transfer is by means of airflow. This could be from a fan or natural convection. Natural convection occurs when air currents rise from the hot device to cooler air.

Thermal impedance is defined as:

$$R_\theta = \frac{\Delta T}{Power}$$

$$(36)$$

Thermal impedance from the silicon junction to the ambient air is defined as:

$$R_{\theta JA} = \frac{T_J - T_A}{P_{INTERNAL}}$$

$$(37)$$

The PCB size, weight of copper used to route traces and ground plane, and number of layers within the PCB can greatly affect $R_{\theta JA}$. The type and number of thermal vias can also make a large difference in the thermal impedance. Thermal vias are necessary in most applications. They conduct heat from the surface of the PCB to the ground plane. Five to eight thermal vias should be placed under the exposed pad to the ground plane if the WQFN package is used. Up to 12 thermal vias should be used in the TSSOP-20 package for optimum heat transfer from the device to the ground plane.

Thermal impedance also depends on the thermal properties of the application's operating conditions (V_{IN}, V_{OUT}, I_{OUT} etc), and the surrounding circuitry.

10.1.1.1 Method 1: Silicon Junction Temperature Determination

To accurately measure the silicon temperature for a given application, two methods can be used. The first method requires the user to know the thermal impedance of the silicon junction to top case temperature.

Some clarification needs to be made before we go any further.

$R_{\theta JC}$ is the thermal impedance from silicon junction to the exposed pad.

$R_{\theta JT}$ is the thermal impedance from top case to the silicon junction.

In this data sheet we will use $R_{\theta JT}$ so that it allows the user to measure top case temperature with a small thermocouple attached to the top case.

$R_{\theta JT}$ is approximately 20°C/Watt for the 16-pin WQFN package with the exposed pad. Knowing the internal dissipation from the efficiency calculation given previously, and the case temperature, which can be empirically measured on the bench we have:

$$R_{\theta JT} = \frac{T_J - T_T}{P_{INTERNAL}}$$

$$(38)$$

Therefore:

$$T_J = (R_{\theta JT} \times P_{INTERNAL}) + T_C \qquad (39)$$

From the previous example:

$$T_J = 20°C/W \times 0.304W + T_C \qquad (40)$$

10.1.1.2 Thermal Shutdown Temperature Determination

The second method, although more complicated, can give a very accurate silicon junction temperature.

The first step is to determine $R_{\theta JA}$ of the application. The LM26420 has over-temperature protection circuitry. When the silicon temperature reaches 165°C, the device stops switching. The protection circuitry has a hysteresis of about 15°C. Once the silicon junction temperature has decreased to approximately 150°C, the device will start to switch again. Knowing this, the $R_{\theta JA}$ for any application can be characterized during the early stages of the design one may calculate the $R_{\theta JA}$ by placing the PCB circuit into a thermal chamber. Raise the ambient temperature in the given working application until the circuit enters thermal shutdown. If the SW pin is monitored, it will be obvious when the internal FETs stop switching, indicating a junction temperature of 165°C. Knowing the internal power dissipation from the above methods, the junction temperature, and the ambient temperature $R_{\theta JA}$ can be determined.

Layout Guidelines (continued)

$$R_{\theta JA} = \frac{165° - T_A}{P_{INTERNAL}}$$

(41)

Once this is determined, the maximum ambient temperature allowed for a desired junction temperature can be found.

An example of calculating $R_{\theta JA}$ for an application using the LM26420 WQFN demonstration board is shown below.

The four layer PCB is constructed using FR4 with 1 oz copper traces. The copper ground plane is on the bottom layer. The ground plane is accessed by eight vias. The board measures 3.0 cm x 3.0 cm. It was placed in an oven with no forced airflow. The ambient temperature was raised to 152°C, and at that temperature, the device went into thermal shutdown.

From the previous example:

$$P_{INTERNAL} = 304 \text{ mW}$$

(42)

$$R_{\theta JA} = \frac{165^o C - 152^o C}{304 \text{ mW}} = 42.8^o \text{ C/W}$$

(43)

If the junction temperature was to be kept below 125°C, then the ambient temperature could not go above 112°C.

$$T_J - (R_{\theta JA} \times P_{INTERNAL}) = T_A$$

(44)

$$125°C - (42.8°C/W \times 304 \text{ mW}) = 112.0°C$$

(45)

10.2 Layout Example

Figure 55. PCB Layout Recommendation

11 Device and Documentation Support

11.1 Device Support

11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

11.2 Related Links

Table 8 lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 8. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
LM26420	Click here	Click here	Click here	Click here	Click here
LM26420Q0	Click here	Click here	Click here	Click here	Click here
LM26420Q1	Click here	Click here	Click here	Click here	Click here

11.3 Trademarks

All trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.5 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM26420Q0XMH/NOPB	ACTIVE	HTSSOP	PWP	20	73	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM		LM26420 Q0XMH	Samples
LM26420Q0XMHX/NOPB	ACTIVE	HTSSOP	PWP	20	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM		LM26420 Q0XMH	Samples
LM26420Q1XMH/NOPB	ACTIVE	HTSSOP	PWP	20	73	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LM26420 Q1XMH	Samples
LM26420Q1XMHX/NOPB	ACTIVE	HTSSOP	PWP	20	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LM26420 Q1XMH	Samples
LM26420Q1XSQ/NOPB	ACTIVE	WQFN	RUM	16	1000	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 125	L26420Q	Samples
LM26420Q1XSQX/NOPB	ACTIVE	WQFN	RUM	16	4500	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 125	L26420Q	Samples
LM26420XMH/NOPB	ACTIVE	HTSSOP	PWP	20	73	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LM26420 XMH	Samples
LM26420XMHX/NOPB	ACTIVE	HTSSOP	PWP	20	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LM26420 XMH	Samples
LM26420XSQ/NOPB	ACTIVE	WQFN	RUM	16	1000	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 125	L26420X	Samples
LM26420XSQX/NOPB	ACTIVE	WQFN	RUM	16	4500	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 125	L26420X	Samples
LM26420YMH/NOPB	ACTIVE	HTSSOP	PWP	20	73	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LM26420 YMH	Samples
LM26420YMHX/NOPB	ACTIVE	HTSSOP	PWP	20	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LM26420 YMH	Samples
LM26420YSQ/NOPB	ACTIVE	WQFN	RUM	16	1000	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 125	L26420Y	Samples
LM26420YSQX/NOPB	ACTIVE	WQFN	RUM	16	4500	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 125	L26420Y	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LM26420, LM26420-Q1 :

● Catalog: LM26420

● Automotive: LM26420-Q1

NOTE: Qualified Version Definitions:

     ● Catalog - TI's standard catalog product

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM26420Q0XMHX/NOPB	HTSSOP	PWP	20	2500	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
LM26420Q1XMHX/NOPB	HTSSOP	PWP	20	2500	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
LM26420Q1XSQ/NOPB	WQFN	RUM	16	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LM26420Q1XSQX/NOPB	WQFN	RUM	16	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LM26420XMHX/NOPB	HTSSOP	PWP	20	2500	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
LM26420XSQ/NOPB	WQFN	RUM	16	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LM26420XSQX/NOPB	WQFN	RUM	16	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LM26420YMHX/NOPB	HTSSOP	PWP	20	2500	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
LM26420YSQ/NOPB	WQFN	RUM	16	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LM26420YSQX/NOPB	WQFN	RUM	16	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM26420Q0XMHX/NOPB	HTSSOP	PWP	20	2500	367.0	367.0	35.0
LM26420Q1XMHX/NOPB	HTSSOP	PWP	20	2500	367.0	367.0	35.0
LM26420Q1XSQ/NOPB	WQFN	RUM	16	1000	213.0	191.0	55.0
LM26420Q1XSQX/NOPB	WQFN	RUM	16	4500	367.0	367.0	35.0
LM26420XMHX/NOPB	HTSSOP	PWP	20	2500	367.0	367.0	35.0
LM26420XSQ/NOPB	WQFN	RUM	16	1000	213.0	191.0	55.0
LM26420XSQX/NOPB	WQFN	RUM	16	4500	367.0	367.0	35.0
LM26420YMHX/NOPB	HTSSOP	PWP	20	2500	367.0	367.0	35.0
LM26420YSQ/NOPB	WQFN	RUM	16	1000	213.0	191.0	55.0
LM26420YSQX/NOPB	WQFN	RUM	16	4500	367.0	367.0	35.0

PWP0020A

EXPOSED PAD
AT BOTTOM

6.5±0.1

4.2±0.15

20

11

6.4

3.2

4.4±0.1

3±0.15

1

10

PIN #1 ID

0.2 | C | B(S) | A(S)
ALL LEAD TIPS

(4.2)

SYMM ₵

(5.94)

(3)

(20X 1.78)

SYMM ₵

0.15 MIN

(20X 0.42)

(18X 0.65)

RECOMMENDED LAND PATTERN

1.1 MAX
TYP

(0.9)

C

0.1 | C
ALL LEAD TIPS

20X 0.19-0.30

0.1(M) | C | B(S) | A(S)

18X | 0.65

0.1±0.05 TYP

SEE DETAIL A

20X
0.09-0.20

DIMENSIONS ARE IN MILLIMETERS
DIMENSIONS IN ( ) FOR REFERENCE ONLY

R0.09 MIN

R0.09 MIN

0°-8°

0.6±0.1

(1)

(12°) TOP & BOTTOM

GAGE PLANE

0.25

SEATING PLANE

DETAIL A
TYPICAL

MXA20A (Rev C)

RUM0016A

(3.8 TYP)

(□ 2.6)

(12X 0.65)

(16X 0.6)

(16X 0.3)

RECOMMENDED LAND PATTERN

DIMENSIONS ARE IN MILLIMETERS
DIMENSIONS IN ( ) FOR REFERENCE ONLY

(0.1)

PIN 1 INDEX AREA

0.8 MAX

C

(0.1)

PIN 1 ID

□ 2.6±0.1

(45°X0.25)

4±0.1

4X 1.95

16X 0.4±0.1

4±0.1

B

A

16X 0.3±0.05

⊕ 0.1 Ⓜ C AⓈ BⓈ

12X 0.65

SQB16A (Rev A)

TEXAS
INSTRUMENTS
www.ti.com

IMPORTANT NOTICE

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	**TI E2E Community**	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		