

# SCFIFO and DCFIFO IP Cores User Guide

2014.12.17

UG-MFNALT\_FIFO



Subscribe



Send Feedback

Altera provides FIFO functions through the parameterizable single-clock FIFO (SCFIFO) and dual-clock FIFO (DCFIFO) megafunction IP cores. The FIFO functions are mostly applied in data buffering applications that comply with the first-in-first-out data flow in synchronous or asynchronous clock domains.

The specific names of the IP cores are as follows:

- SCFIFO: single-clock FIFO
- DCFIFO: dual-clock FIFO (supports same port widths for input and output data)
- DCFIFO\_MIXED\_WIDTHS: dual-clock FIFO (supports different port widths for input and output data)

**Note:** The term “DCFIFO” refers to both the DCFIFO and DCFIFO\_MIXED\_WIDTHS IP cores, unless specified.

## Configuration Methods

You can configure and build the FIFO IP cores with the following methods:

**Table 1: Configuration Methods**

Method	Description
Using the FIFO parameter editor.	Altera recommends using this method to build your FIFO IP cores. It is an efficient way to configure and build the FIFO IP cores. The FIFO parameter editor provides options that you can easily use to configure the FIFO IP cores.
Manually instantiating the FIFO IP cores.	Use this method only if you are an expert user. This method requires that you know the detailed specifications of the IP cores. You must ensure that the input and output ports used, and the parameter values assigned are valid for the FIFO IP cores you instantiate for your target device.

### Related Information

#### [Introduction to Altera IP Cores](#)

Provides general information about the Quartus II Parameter Editor

© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at [www.altera.com/common/legal.html](http://www.altera.com/common/legal.html). Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

ISO  
9001:2008  
Registered



## Specifications

### Verilog HDL Prototype

You can locate the Verilog HDL prototype in the Verilog Design File (.v) **altera\_mf.v** in the <Quartus II installation directory>\eda\synthesis directory.

### VHDL Component Declaration

The VHDL component declaration is located in the <Quartus II installation directory>\libraries\vhdl\altera\_mf\altera\_mf\_components.vhd

### VHDL LIBRARY-USE Declaration

The VHDL LIBRARY-USE declaration is not required if you use the VHDL Component Declaration.


```
LIBRARY altera_mf;

USE altera_mf_altera_mf_components.all;
```

### SCFIFO and DCFIFO Signals

This section provides diagrams of the SCFIFO and DCFIFO blocks to help in visualizing their input and output ports. This section also describes each port in detail to help in understanding their usages, functionality, or any restrictions. For better illustrations, some descriptions might refer you to a specific section in this user guide.

Figure 1: SCFIFO and DCFIFO IP Cores Input and Output Signals



For the SCFIFO block, the read and write signals are synchronized to the same clock; for the DCFIFO block, the read and write signals are synchronized to the **rdclk** and **wrclk** clocks respectively. The prefixes **wr** and **rd** represent the signals that are synchronized by the **wrclk** and **rdclk** clocks respectively.

**Table 2: Input and Output Ports Description**

This table lists the signals of the IP cores. The term “series” refers to all the device families of a particular device. For example, “Stratix series” refers to the Stratix<sup>®</sup>, Stratix GX, Stratix II, Stratix II GX, Stratix III, and new devices, unless specified otherwise.

Port	Type	Required	Description
clock <sup>(1)</sup>	Input	Yes	Positive-edge-triggered clock.
wrclk <sup>(2)</sup>	Input	Yes	Positive-edge-triggered clock. Use to synchronize the following ports: <ul style="list-style-type: none"><li>• data</li><li>• wrreq</li><li>• wrfull</li><li>• wrempty</li><li>• wrusedw</li></ul>
rdclk <sup>(2)</sup>	Input	Yes	Positive-edge-triggered clock. Use to synchronize the following ports: <ul style="list-style-type: none"><li>• q</li><li>• rdreq</li><li>• rdfull</li><li>• rdempty</li><li>• rdusedw</li></ul>
data <sup>(3)</sup>	Input	Yes	Holds the data to be written in the FIFO IP core when the wrreq signal is asserted. If you manually instantiate the FIFO IP core, ensure the port width is equal to the lpm_width parameter.

<sup>(1)</sup> Only applicable for the SCFIFO IP core.

<sup>(2)</sup> Applicable for both of the DCFIFO IP cores.

<sup>(3)</sup> Applicable for the SCFIFO, DCFIFO, and DCFIFO\_MIXED\_WIDTH IP cores.

Port	Type	Required	Description
<code>wrreq</code> <sup>(3)</sup>	Input	Yes	<p>Assert this signal to request for a write operation.</p> <p>Ensure that the following conditions are met:</p> <ul style="list-style-type: none"> <li>Do not assert the <code>wrreq</code> signal when the <code>full</code> (for SCFIFO) or <code>wrfull</code> (for DCFIFO) port is high. Enable the overflow protection circuitry or set the <code>overflow_checking</code> parameter to <b>ON</b> so that the FIFO IP core can automatically disable the <code>wrreq</code> signal when it is full.</li> <li>The <code>wrreq</code> signal must meet the functional timing requirement based on the <code>full</code> or <code>wrfull</code> signal.</li> <li>Do not assert the <code>wrreq</code> signal during the deassertion of the <code>aclr</code> signal. Violating this requirement creates a race condition between the falling edge of the <code>aclr</code> signal and the rising edge of the write clock if the <code>wrreq</code> port is set to high. For both the DCFIFO IP cores that target Stratix and Cyclone series (except Stratix, Stratix GX, and Cyclone devices), you have the option to automatically add a circuit to synchronize the <code>aclr</code> signal with the <code>wrclk</code> clock, or set the <code>write_aclr_synch</code> parameter to <b>ON</b>. Use this option to ensure that the restriction is obeyed.</li> </ul>
<code>rdreq</code> <sup>(3)</sup>	Input	Yes	<p>Assert this signal to request for a read operation. The <code>rdreq</code> signal acts differently in normal mode and show-ahead mode.</p> <p>Ensure that the following conditions are met:</p> <ul style="list-style-type: none"> <li>Do not assert the <code>rdreq</code> signal when the <code>empty</code> (for SCFIFO) or <code>rdempty</code> (for DCFIFO) port is high. Enable the underflow protection circuitry or set the <code>underflow_checking</code> parameter to <b>ON</b> so that the FIFO IP core can automatically disable the <code>rdreq</code> signal when it is empty.</li> <li>The <code>rdreq</code> signal must meet the functional timing requirement based on the <code>empty</code> or <code>rdempty</code> signal.</li> </ul>
<code>sclr</code> <sup>(1)</sup> <code>aclr</code> <sup>(3)</sup>	Input	No	<p>Assert this signal to clear all the output status ports, but the effect on the <code>q</code> output may vary for different FIFO configurations.</p> <p>There are no minimum number of clock cycles for <code>aclr</code> signals that must remain active.</p>

Port	Type	Required	Description
<code>q</code> <sup>(3)</sup>	Output	Yes	Shows the data read from the read request operation.  For the SCFIFO IP core and DCFIFO IP core, the width of the <code>q</code> port must be equal to the width of the <code>data</code> port. If you manually instantiate the IP cores, ensure that the port width is equal to the <code>lpm_width</code> parameter.  For the DCFIFO_MIXED_WIDTHS IP core, the width of the <code>q</code> port can be different from the width of the <code>data</code> port. If you manually instantiate the IP core, ensure that the width of the <code>q</code> port is equal to the <code>lpm_width_r</code> parameter. The IP core supports a wide write port with a narrow read port, and vice versa. However, the width ratio is restricted by the type of RAM block, and in general, are in the power of 2.
<code>full</code> <sup>(1)</sup> <code>wrfull</code> <sup>(2)</sup> , (4) <code>rdfull</code> <sup>(2)</sup> (4),	Output	No	When asserted, the FIFO IP core is considered full. Do not perform write request operation when the FIFO IP core is full.  In general, the <code>rdfull</code> signal is a delayed version of the <code>wrfull</code> signal. However, for Stratix III devices and later, the <code>rdfull</code> signal function as a combinational output instead of a derived version of the <code>wrfull</code> signal. Therefore, you must always refer to the <code>wrfull</code> port to ensure whether or not a valid write request operation can be performed, regardless of the target device.
<code>empty</code> <sup>(1)</sup> <code>wrempty</code> <sup>(2)</sup> , (4) <code>rdempty</code> <sup>(2)</sup> , (4)	Output	No	When asserted, the FIFO IP core is considered empty. Do not perform read request operation when the FIFO IP core is empty.  In general, the <code>wrempty</code> signal is a delayed version of the <code>rdempty</code> signal. However, for Stratix III devices and later, the <code>wrempty</code> signal function as a combinational output instead of a derived version of the <code>rdempty</code> signal. Therefore, you must always refer to the <code>rdempty</code> port to ensure whether or not a valid read request operation can be performed, regardless of the target device.
<code>almost_full</code> <sup>(1)</sup>	Output	No	Asserted when the <code>usedw</code> signal is greater than or equal to the <code>almost_full_value</code> parameter. It is used as an early indication of the <code>full</code> signal.
<code>almost_empty</code> <sup>(1)</sup>	Output	No	Asserted when the <code>usedw</code> signal is less than the <code>almost_empty_value</code> parameter. It is used as an early indication of the <code>empty</code> signal.

Port	Type	Required	Description
usedw <sup>(1)</sup> wru <sub>usedw</sub> <sup>(2), (4)</sup> rdusedw <sup>(2), (4)</sup>	Output	No	<p>Show the number of words stored in the FIFO.</p> <p>Ensure that the port width is equal to the <code>lpm_widthu</code> parameter if you manually instantiate the SCFIFO IP core or the DCFIFO IP core. For the DCFIFO_MIXED_WIDTHS IP core, the width of the <code>wru<sub>usedw</sub></code> and <code>rdusedw</code> ports must be equal to the <code>LPM_WIDTHU</code> and <code>lpm_widthu_r</code> parameters respectively.</p> <p>For Stratix, Stratix GX, and Cyclone devices, the FIFO IP core shows full even before the number of words stored reaches its maximum value. Therefore, you must always refer to the <code>full</code> or <code>wrfull</code> port for valid write request operation, and the <code>empty</code> or <code>rdempty</code> port for valid read request operation regardless of the target device.</p>

The DCFIFO IP core `rdempty` output may momentarily glitch when the `aclr` input is asserted. To prevent an external register from capturing this glitch incorrectly, ensure that one of the following is true:

- The external register must use the same reset which is connected to the `aclr` input of the DCFIFO IP core, or
- The reset connected to the `aclr` input of the DCFIFO IP core must be asserted synchronous to the clock which drives the external register.

The output latency information of the FIFO IP cores is important, especially for the `q` output port, because there is no output flag to indicate when the output is valid to be sampled.

## SCFIFO and DCFIFO Parameters

This table lists the parameters for the SCFIFO and DCFIFO IP cores.

Parameter	Type	Required	Description
<code>lpm_width</code>	Integer	Yes	Specifies the width of the <code>data</code> and <code>q</code> ports for the SCFIFO IP core and DCFIFO IP core. For the DCFIFO_MIXED_WIDTHS IP core, this parameter specifies only the width of the <code>data</code> port.
<code>lpm_width_r</code>	Integer	Yes	Specifies the width of the <code>q</code> port for the DCFIFO_MIXED_WIDTHS IP core.
<code>lpm_widthu</code>	Integer	Yes	Specifies the width of the <code>usedw</code> port for the SCFIFO IP core, or the width of the <code>rdusedw</code> and <code>wru<sub>usedw</sub></code> ports for the DCFIFO IP core. For the DCFIFO_MIXED_WIDTHS IP core, it only represents the width of the <code>wru<sub>usedw</sub></code> port.
<code>lpm_widthu_r</code> <sup>(4)</sup>	Integer	Yes	Specifies the width of the <code>rdusedw</code> port for the DCFIFO_MIXED_WIDTHS IP core.

<sup>(4)</sup> Only applicable for the DCFIFO\_MIXED\_WIDTHS IP core.

Parameter	Type	Required	Description
<code>lpm_numwords</code>	Integer	Yes	Specifies the depths of the FIFO you require. The value must be at least 4.  The value assigned must comply with this equation, $2LPM\_WIDTHHU$
<code>lpm_showahead</code>	String	Yes	Specifies whether the FIFO is in normal mode ( <b>OFF</b> ) or show-ahead mode ( <b>ON</b> ).  For normal mode, the FIFO IP core treats the <code>rdreq</code> port as a normal read request that only performs read operation when the port is asserted.  For show-ahead mode, the FIFO IP core treats the <code>rdreq</code> port as a read-acknowledge that automatically outputs the first word of valid data in the FIFO IP core (when the <code>empty</code> or <code>rdempty</code> port is low) without asserting the <code>rdreq</code> signal. Asserting the <code>rdreq</code> signal causes the FIFO IP core to output the next data word, if available.  If you set the parameter to <b>ON</b> , you may reduce performance.
<code>lpm_type</code>	String	No	Identifies the library of parameterized modules (LPM) entity name. The values are <b>SCFIFO</b> and <b>DCFIFO</b> .
<code>maximize_speed</code>	Integer	No	Specifies whether or not to optimize for area or speed. The values are 0 through 10. The values 0, 1, 2, 3, 4, and 5 result in area optimization, while the values 6, 7, 8, 9, and 10 result in speed optimization.  This parameter is applicable for Cyclone II and Stratix II devices only.
<code>overflow_checking</code>	String	No	Specifies whether or not to enable the protection circuitry for overflow checking that disables the <code>wrreq</code> port when the FIFO IP core is full. The values are <b>ON</b> or <b>OFF</b> . If omitted, the default is <b>ON</b> .
<code>underflow_checking</code>	String	No	Specifies whether or not to enable the protection circuitry for underflow checking that disables the <code>rdreq</code> port when the FIFO IP core is empty. The values are <b>ON</b> or <b>OFF</b> . If omitted, the default is <b>ON</b> .  Note that reading from an empty SCFIFO gives unpredictable results.

<sup>(5)</sup> Only applicable for the DCFIFO IP core.

Parameter	Type	Required	Description
delay_rdusedw <sup>(5)</sup> delay_wrusedw <sup>(5)</sup>	String	No	<p>Specify the number of register stages that you want to internally add to the rdusedw or wrusedw port using the respective parameter.</p> <p>The default value of 1 adds a single register stage to the output to improve its performance. Increasing the value of the parameter does not increase the maximum system speed. It only adds additional latency to the respective output port.</p>
add_usedw_msb_bit	String	No	<p>Increases the width of the rdusedw and wrusedw ports by one bit. By increasing the width, it prevents the FIFO IP core from rolling over to zero when it is full. The values are <b>ON</b> or <b>OFF</b>. If omitted, the default value is <b>OFF</b>.</p> <p>This parameter is only applicable for Stratix and Cyclone series (except for Stratix, Stratix GX, and Cyclone devices).</p>
rdsync_delaypipe <sup>(5)</sup> wrsync_delaypipe <sup>(5)</sup>	Integer	No	<p>Specify the number of synchronization stages in the cross clock domain. The value of the rdsync_delaypipe parameter relates the synchronization stages from the write control logic to the read control logic; the wrsync_delaypipe parameter relates the synchronization stages from the read control logic to the write control logic. Use these parameters to set the number of synchronization stages if the clocks are not synchronized, and set the clocks_are_synchronized parameter to <b>FALSE</b>.</p> <p>The actual synchronization stage implemented relates variously to the parameter value assigned, depends on the target device.</p> <p>For Cyclone II and Stratix II devices and later, the values of these parameters are internally reduced by two. Thus, the default value of 3 for these parameters corresponds to a single synchronization stage; a value of 4 results in two synchronization stages, and so on. For these devices, choose at least 4 (two synchronization stages) for metastability protection.</p>
use_eab	String	No	<p>Specifies whether or not the FIFO IP core is constructed using the RAM blocks. The values are <b>ON</b> or <b>OFF</b>.</p> <p>Setting this parameter value to <b>OFF</b> yields the FIFO IP core implemented in logic elements regardless of the type of the TriMatrix memory block type assigned to the ram_block_type parameter.</p>



Parameter	Type	Required	Description
<code>write_aclr_synch</code> <sup>(5)</sup>	String	No	<p>Specifies whether or not to add a circuit that causes the <code>aclr</code> port to be internally synchronized by the <code>wrclk</code> clock. Adding the circuit prevents the race condition between the <code>wrreq</code> and <code>aclr</code> ports that could corrupt the FIFO IP core.</p> <p>The values are <b>ON</b> or <b>OFF</b>. If omitted, the default value is <b>OFF</b>. This parameter is only applicable for Stratix and Cyclone series (except for Stratix, Stratix GX, and Cyclone devices).</p>
<code>read_aclr_synch</code>	String	No	<p>Specifies whether or not to add a circuit that causes the <code>aclr</code> port to be internally synchronized by the <code>rdclk</code> clock. Adding the circuit prevents the race condition between the <code>rdreq</code> and <code>aclr</code> ports that could corrupt the FIFO IP core.</p> <p>The values are <b>ON</b> or <b>OFF</b>. If omitted, the default value is <b>OFF</b>. This parameter is only applicable for families beginning from Stratix III series.</p>
<code>clocks_are_synchronized</code> <sup>(5)</sup>	String	No	<p>Specifies whether or not the write and read clocks are synchronized which in turn determines the number of internal synchronization stages added for stable operation of the FIFO. The values are <b>TRUE</b> and <b>FALSE</b>. If omitted, the default value is <b>FALSE</b>. You must only set the parameter to <b>TRUE</b> if the write clock and the read clock are always synchronized and they are multiples of each other. Otherwise, set this to <b>FALSE</b> to avoid metastability problems.</p> <p>If the clocks are not synchronized, set the parameter to <b>FALSE</b>, and use the <code>rdsync_delaypipe</code> and <code>wrsync_delaypipe</code> parameters to determine the number of synchronization stages required.</p>
<code>ram_block_type</code>	String	No	<p>Specifies the target device's Trimatrix Memory Block to be used. To get the proper implementation based on the RAM configuration that you set, allow the Quartus II software to automatically choose the memory type by ignoring this parameter and set the <code>use_eab</code> parameter to <b>ON</b>. This gives the compiler the flexibility to place the memory function in any available memory resource based on the FIFO depth required.</p>

Parameter	Type	Required	Description
<code>add_ram_output_register</code>	String	No	Specifies whether to register the <code>q</code> output. The values are <b>ON</b> and <b>OFF</b> . If omitted, the default value is <b>OFF</b> .  You can set the parameter to <b>ON</b> or <b>OFF</b> for the SCFIFO or the DCFIFO, that do not target Stratix II, Cyclone II, and new devices. This parameter does not apply to these devices because the <code>q</code> output must be registered in normal mode and unregistered in show-ahead mode for the DCFIFO.
<code>almost_full_value</code>	Integer	No	Sets the threshold value for the <code>almost_full</code> port. When the number of words stored in the FIFO IP core is greater than or equal to this value, the <code>almost_full</code> port is asserted.
<code>almost_empty_value</code> <sup>(6)</sup>	Integer	No	Sets the threshold value for the <code>almost_empty</code> port. When the number of words stored in the FIFO IP core is less than this value, the <code>almost_empty</code> port is asserted.
<code>allow_wrcycle_when_full</code> <sup>(6)</sup>	String	No	Allows you to combine read and write cycles to an already full SCFIFO, so that it remains full. The values are <b>ON</b> and <b>OFF</b> . If omitted, the default is <b>OFF</b> . Use only this parameter when the <code>OVERFLOW_CHECKING</code> parameter is set to <b>ON</b> .
<code>intended_device_family</code>	String	No	Specifies the intended device that matches the device set in your Quartus II project. Use only this parameter for functional simulation.

## SCFIFO and DCFIFO Functional Timing Requirements

The `wrreq` signal is ignored (when FIFO is full) if you enable the overflow protection circuitry in the FIFO parameter editor, or set the `OVERFLOW_CHECKING` parameter to **ON**. The `rdreq` signal is ignored (when FIFO is empty) if you enable the underflow protection circuitry in the FIFO MegaWizard interface, or set the `UNDERFLOW_CHECKING` parameter to **ON**.

If the protection circuitry is not enabled, you must meet the following functional timing requirements:


**Table 3: Functional Timing Requirements**

DCFIFO	SCFIFO
Deassert the <code>wrreq</code> signal in the same clock cycle when the <code>wrfull</code> signal is asserted.	Deassert the <code>wrreq</code> signal in the same clock cycle when the <code>full</code> signal is asserted.
Deassert the <code>rdreq</code> signal in the same clock cycle when the <code>rdempty</code> signal is asserted. You must observe these requirements regardless of expected behavior based on <code>wrclk</code> and <code>rdclk</code> frequencies.	Deassert the <code>rdreq</code> signal in the same clock cycle when the <code>empty</code> signal is asserted.


<sup>(6)</sup> Only applicable for the SCFIFO IP core.

**Figure 2: Functional Timing for the wrreq Signal and the wrfull Signal**

This figure shows the behavior for the `wrreq` and the `wrfull` signals.

**Figure 3: Functional Timing for the rdreq Signal and the rdempty Signal**

This shows the behavior for the `rdreq` the `rdempty` signals.



The required functional timing for the DCFIFO as described previously is also applied to the SCFIFO. The difference between the two modes is that for the SCFIFO, the `wrreq` signal must meet the functional timing requirement based on the `full` signal and the `rdreq` signal must meet the functional timing requirement based on the `empty` signal.

## SCFIFO and DCFIFO Output Status Flag and Latency

The main concern in most FIFO design is the output latency of the read and write status signals.

**Table 4: Output Latency of the Status Flags for SCFIFO**

This table shows the output latency of the write signal (*wrreq*) and read signal (*rdreq*) for the SCFIFO according to the different output modes and optimization options.

Output Mode	Optimization Option <sup>(7)</sup>	Output Latency (in number of clock cycles) <sup>(8)</sup>
Normal <sup>(9)</sup>	Speed	<i>wrreq</i> / <i>rdreq</i> to full: 1
		<i>wrreq</i> to empty: 2
		<i>rdreq</i> to empty: 1
		<i>wrreq</i> / <i>rdreq</i> to usedw[ ]: 1
		<i>rdreq</i> to q[ ]: 1
	Area	<i>wrreq</i> / <i>rdreq</i> to full: 1
		<i>wrreq</i> / <i>rdreq</i> to empty: 1
		<i>wrreq</i> / <i>rdreq</i> to usedw[ ]: 1
		<i>rdreq</i> to q[ ]: 1
Show-ahead <sup>(9)</sup>	Speed	<i>wrreq</i> / <i>rdreq</i> to full: 1
		<i>wrreq</i> to empty: 3
		<i>rdreq</i> to empty: 1
		<i>wrreq</i> / <i>rdreq</i> to usedw[ ]: 1
		<i>wrreq</i> to q[ ]: 3
		<i>rdreq</i> to q[ ]: 1
	Area	<i>wrreq</i> / <i>rdreq</i> to full: 1
		<i>wrreq</i> to empty: 2
		<i>rdreq</i> to empty: 1
		<i>wrreq</i> / <i>rdreq</i> to usedw[ ]: 1
		<i>wrreq</i> to q[ ]: 2
		<i>rdreq</i> to q[ ]: 1

<sup>(7)</sup> Speed optimization is equivalent to setting the `ADD_RAM_OUTPUT_REGISTER` parameter to ON. Setting the parameter to OFF is equivalent to area optimization.

<sup>(8)</sup> The information of the output latency is applicable for Stratix and Cyclone series only. It may not be applicable for legacy devices such as the APEX<sup>®</sup> and FLEX<sup>®</sup> series.

<sup>(9)</sup> For the Quartus II software versions earlier than 9.0, the normal output mode is called legacy output mode. Normal output mode is equivalent to setting the `LPM_SHOWAHEAD` parameter to OFF. For Show-ahead mode, the parameter is set to ON.

Table 5: LE Implemented RAM Mode for SCFIFO and DCFIFO

Output Mode	Optimization Option <sup>(10)</sup>	Output Latency (in number of clock cycles) <sup>(11)</sup>
Normal <sup>(12)</sup>	Speed	wrreq / rdreq to full: 1
		wrreq to empty: 2
		rdreq to empty: 1
		wrreq / rdreq to usedw[ ]: 1
		rdreq to q[ ]: 1
	Area	wrreq / rdreq to full: 1
		wrreq / rdreq to empty: 1
		wrreq / rdreq to usedw[ ]: 1
		rdreq to q[ ]: 1
Show-ahead <sup>(12)</sup>	Speed	wrreq / rdreq to full: 1
		wrreq to empty: 3
		rdreq to empty: 1
		wrreq / rdreq to usedw[ ]: 1
		wrreq to q[ ]: 1
		rdreq to q[ ]: 1
	Area	wrreq / rdreq to full: 1
		wrreq to empty: 2
		rdreq to empty: 1
		wrreq / rdreq to usedw[ ]: 1
		wrreq to q[ ]: 1
		rdreq to q[ ]: 1

<sup>(10)</sup> Speed optimization is equivalent to setting the ADD\_RAM\_OUTPUT\_REGISTER parameter to ON. Setting the parameter to OFF is equivalent to area optimization.

<sup>(11)</sup> The information of the output latency is applicable for Stratix and Cyclone series only. It may not be applicable for legacy devices such as the APEX<sup>®</sup> and FLEX<sup>®</sup> series.

<sup>(12)</sup> For the Quartus II software versions earlier than 9.0, the normal output mode is called legacy output mode. Normal output mode is equivalent to setting the LPM\_SHOWAHEAD parameter to OFF. For Show-ahead mode, the parameter is set to ON.

**Table 6: Output Latency of the Status Flag for the DCFIFO**

This table shows the output latency of the write signal (*wrreq*) and read signal (*rdreq*) for the DCFIFO.

Output Latency (in number of clock cycles) <sup>(13)</sup>
<i>wrreq</i> to <i>wrfull</i> : 1 <i>wrclk</i>
<i>wrreq</i> to <i>rdfull</i> : 2 <i>wrclk</i> cycles + following <i>n rdclk</i>
<i>wrreq</i> to <i>wrempty</i> : 1 <i>wrclk</i>
<i>wrreq</i> to <i>rdempty</i> : 2 <i>wrclk</i> <sup>(15)</sup> + following <i>n rdclk</i> <sup>(15)</sup>
<i>wrreq</i> to <i>wrusedw[ ]</i> : 2 <i>wrclk</i>
<i>wrreq</i> to <i>rdusedw[ ]</i> : 2 <i>wrclk</i> + following <i>n + 1 rdclk</i> <sup>(15)</sup>
<i>wrreq</i> to <i>q[ ]</i> : 1 <i>wrclk</i> + following 1 <i>rdclk</i> <sup>(15)</sup>
<i>rdreq</i> to <i>rdempty</i> : 1 <i>rdclk</i>
<i>rdreq</i> to <i>wrempty</i> : 1 <i>rdclk</i> + following <i>n wrclk</i> <sup>(15)</sup>
<i>rdreq</i> to <i>rfull</i> : 1 <i>rdclk</i>
<i>rdreq</i> to <i>wrfull</i> : 1 <i>rdclk</i> + following <i>n wrclk</i> <sup>(15)</sup>
<i>rdreq</i> to <i>rdusedw[ ]</i> : 2 <i>rdclk</i>
<i>rdreq</i> to <i>wrusedw[ ]</i> : 1 <i>rdclk</i> + following <i>n + 1 wrclk</i> <sup>(15)</sup>
<i>rdreq</i> to <i>q[ ]</i> : 1 <i>rdclk</i>

## SCFIFO and DCFIFO Metastability Protection and Related Options

The FIFO parameter editor provides the total latency, clock synchronization, metastability protection, area, and  $f_{MAX}$  options as a group setting for the DCFIFO.

**Table 7: DCFIFO Group Setting for Latency and Related Options**

This table shows the available group setting.

Group Setting	Comment
Lowest latency but requires synchronized clocks	<p>This option uses one synchronization stage with no metastability protection. It uses the smallest size and provides good <math>f_{MAX}</math>.</p> <p>Select this option if the read and write clocks are related clocks.</p>

<sup>(13)</sup> The output latency information is only applicable for Arria® GX, Stratix, and Cyclone series (except for Stratix, Stratix GX, Hardcopy® Stratix, and Cyclone devices). It might not be applicable for legacy devices, such as APEX and FLEX series of devices.

<sup>(14)</sup> The number of *n* cycles for *rdclk* and *wrclk* is equivalent to the number of synchronization stages and are related to the *WRSYNC\_DELAYPIPE* and *RDSYNC\_DELAYPIPE* parameters. For more information about how the actual synchronization stage (*n*) is related to the parameters set for different target device, refer to

<sup>(15)</sup> This is applied only to Show-ahead output modes. Show-ahead output mode is equivalent to setting the *LPM\_SHOWAHEAD* parameter to ON

Group Setting	Comment
Minimal setting for unsynchronized clocks	This option uses two synchronization stages with good metastability protection. It uses the medium size and provides good $f_{MAX}$ .
Best metastability protection, best $f_{max}$ and unsynchronized clocks	This option uses three or more synchronization stages with the best metastability protection. It uses the largest size but gives the best $f_{MAX}$ .

The group setting for latency and related options is available through the FIFO parameter editor. The setting mainly determines the number of synchronization stages, depending on the group setting you select. You can also set the number of synchronization stages you desire through the `WRSYNC_DELAYPIPE` and `RDSYNC_DELAYPIPE` parameters, but you must understand how the actual number of synchronization stages relates to the parameter values set in different target devices.

The **number of synchronization stages** set is related to the value of the `WRSYNC_DELAYPIPE` and `RDSYNC_DELAYPIPE` pipeline parameters. For some cases, these pipeline parameters are internally scaled down by two to reflect the actual synchronization stage.

**Table 8: Relationship between the Actual Synchronization Stage and the Pipeline Parameters for Different Target Devices**

This table shows the relationship between the actual synchronization stage and the pipeline parameters.

Stratix II, Cyclone II, and later	Stratix and Cyclone Devices in Low-Latency Version <sup>(16)</sup>	Other Devices
Actual synchronization stage = value of pipeline parameter - 2 <sup>(17)</sup>		Actual synchronization stage = value of pipeline parameter

The TimeQuest timing analyzer includes the capability to estimate the robustness of asynchronous transfers in your design, and to generate a report that details the mean time between failures (MTBF) for all detected synchronization register chains. This report includes the MTBF analysis on the synchronization pipeline you applied between the asynchronous clock domains in your DCFIFO. You can then decide the number of synchronization stages to use in order to meet the range of the MTBF specification you require.

#### Related Information

- **Area and Timing Optimization**  
Provides information about enabling metastability analysis and reporting.
- [http://www.altera.com/literature/hb/qts/qts\\_qii53018.pdf](http://www.altera.com/literature/hb/qts/qts_qii53018.pdf)  
Provides information about enabling metastability analysis and reporting.

<sup>(16)</sup> You can obtain the low-latency of the DCFIFO (for Stratix, Stratix GX, and Cyclone devices) when the clocks are not set to synchronized in Show-ahead mode with unregistered output in the FIFO parameter editor. The corresponding parameter settings for the low-latency version are `ADD_RAM_OUTPUT_REGISTER=OFF`, `LPM_SHOWAHEAD=ON`, and `CLOCKS_ARE_SYNCHRONIZED=FALSE`. These parameter settings are only applicable to Stratix, Stratix GX, and Cyclone devices.

<sup>(17)</sup> The values assigned to `WRSYNC_DELAYPIPE` and `RDSYNC_DELAYPIPE` parameters are internally reduced by 2 to represent the actual synchronization stage implemented. Thus, the default value 3 for these parameters corresponds to a single synchronization pipe stage; a value of 4 results in 2 synchronization stages, and so on. For these devices, choose 4 (2 synchronization stages) for metastability protection.

## SCFIFO and DCFIFO Synchronous Clear and Asynchronous Clear Effect

The FIFO IP cores support the synchronous clear (`sclr`) and asynchronous clear (`aclr`) signals, depending on the FIFO modes. The effects of these signals are varied for different FIFO configurations. The SCFIFO supports both synchronous and asynchronous clear signals while the DCFIFO support asynchronous clear signal and asynchronous clear signal that synchronized with the write and read clocks.

**Table 9: Synchronous Clear and Asynchronous Clear in the SCFIFO**

This table shows the synchronous clear and asynchronous clear signals supported in the SCFIFO.

Mode	Synchronous Clear ( <code>sclr</code> ) <sup>(18)</sup>	Asynchronous Clear ( <code>aclr</code> ) <sup>(18)</sup>
Effects on status ports	Deasserts the <code>full</code> and <code>almost_full</code> signals.	
	Asserts the <code>empty</code> and <code>almost_empty</code> signals.	
	Resets the <code>usedw</code> flag.	
Commencement of effects upon assertion	At the rising edge of the clock.	Immediate (except for the <code>q</code> output)
Effects on the <code>q</code> output for normal output modes	The read pointer is reset and points to the first data location. If the <code>q</code> output is not registered, the output shows the first data word of the SCFIFO; otherwise, the <code>q</code> output remains at its previous value.	The <code>q</code> output remains at its previous value.
Effects on the <code>q</code> output for show-ahead output modes	<p>The read pointer is reset and points to the first data location. If the <code>q</code> output is not registered, the output remains at its previous value for only one clock cycle and shows the first data word of the SCFIFO at the next rising clock edge.<sup>(19)</sup></p> <p>Otherwise, the <code>q</code> output remains at its previous value.</p>	<p>If the <code>q</code> output is not registered, the output shows the first data word of the SCFIFO starting at the first rising clock edge.<sup>(19)</sup></p> <p>Otherwise, the <code>q</code> output remains its previous value.</p>

<sup>(18)</sup> The read and write pointers reset to zero upon assertion of either the `sclr` or `aclr` signal.

<sup>(19)</sup> The first data word shown after the reset is not a valid Show-ahead data. It reflects the data where the read pointer is pointing to because the `q` output is not registered. To obtain a valid Show-ahead data, perform a valid write after the reset.



**Table 10: Asynchronous Clear in DCFIFO**

This table shows the asynchronous clear supported by the DCFIFO.

Mode	Asynchronous Clear (aclr)	aclr (synchronize with write clock) <sup>(20)</sup> , <sup>(21)</sup>	aclr (synchronize with read clock) <sup>(22)</sup> , <sup>(23)</sup>
Effects on status ports	Deasserts the wrfull signal.	The wrfull signal is asserted while the write domain is clearing which nominally takes three cycles of the write clock after the asynchronous release of the aclr input.	The rdempty signal is asserted while the read domain is clearing which nominally takes three cycles of the read clock after the asynchronous release of the aclr input.
	Deasserts the rdfull signal.		
	Asserts the wrempty and rdempty signals.		
	Resets the wrusedw and rdusedw flags.		
Commencement of effects upon assertion	Immediate.		
Effects on the q output for normal output modes <sup>(24)</sup>	The output remains unchanged if it is not registered. If the port is registered, it is cleared.		
Effect on the q output for show-ahead output modes <sup>(24)</sup>	The output shows 'X' if it is not registered. If the port is registered, it is cleared.		

<sup>(20)</sup> The wrreq signal must be low when the DCFIFO comes out of reset (the instant when the aclr signal is deasserted) at the rising edge of the write clock to avoid a race condition between write and reset. If this condition cannot be guaranteed in your design, the aclr signal needs to be synchronized with the write clock. This can be done by setting the **Add circuit to synchronize 'aclr' input with 'wrclk'** option from the FIFO parameter editor, or setting the WRITE\_ACLR\_SYNCH parameter to ON.

<sup>(21)</sup> Even though the aclr signal is synchronized with the write clock, asserting the aclr signal still affects all the status flags asynchronously.

<sup>(22)</sup> The rdreq signal must be low when the DCFIFO comes out of reset (the instant when the aclr signal is deasserted) at the rising edge of the read clock to avoid a race condition between read and reset. If this condition cannot be guaranteed in your design, the aclr signal needs to be synchronized with the read clock. This can be done by setting the **Add circuit to synchronize 'aclr' input with 'rdclk'** option from the FIFO parameter editor, or setting the READ\_ACLR\_SYNCH parameter to ON.

<sup>(23)</sup> Even though the aclr signal is synchronized with the read clock, asserting the aclr signal affects all the status flags asynchronously.

<sup>(24)</sup> For Stratix and Cyclone series (except Stratix, Stratix GX, and Cyclone devices), the DCFIFO only supports registered q output in Normal mode, and unregistered q output in Show-ahead mode. For other devices, you have an option to register or unregister the q output (regardless of the Normal mode or Show-ahead mode) in the FIFO parameter editor or set through the ADD\_RAM\_OUTPUT\_REGISTER parameter.

## Recovery and Removal Timing Violation Warnings when Compiling a DCFIFO IP Core

During compilation of a design that contains a DCFIFO IP core, the Quartus II software may issue recovery and removal timing violation warnings.

You may safely ignore warnings that represent transfers from `aclr` to the read side clock domain. To ensure that the design meets timing, enable the ACLR synchronizer for both read and write domains.

To enable the ACLR synchronizer for both read and write domains, on the **DCFIFO 2** tab of the FIFO MegaWizard Plug-In Manager, turn on **Asynchronous clear**, **Add circuit to synchronize 'aclr' input with 'wrclk'**, and **Add circuit to synchronize 'aclr' input with 'rdclk'**.

**Note:** For correct timing analysis, Altera recommends enabling the **Removal and Recovery Analysis** option in the TimeQuest timing analyzer tool when you use the `aclr` signal. The analysis is turned on by default in the TimeQuest timing analyzer tool.


## Different Input and Output Width

The DCFIFO\_MIXED\_WIDTHS IP core supports different write input data and read output data widths if the width ratio is valid. The FIFO parameter editor prompts an error message if the combinations of the input and the output data widths produce an invalid ratio. The supported width ratio is a power of 2 and depends on the RAM.

The IP core supports a wide write port with a narrow read port, and vice versa.

**Figure 4: Writing 16-bit Words and Reading 8-bit Words**


This figure shows an example of a wide write port (16-bit input) and a narrow read port (8-bit output).



In this example, the read port is operating at twice the frequency of the write port. Writing two 16-bit words to the FIFO buffer increases the `wrusedw` flag to two and the `rdusedw` flag to four. Four 8-bit read operations empty the FIFO buffer. The read begins with the least-significant 8 bits from the 16-bit word written followed by the most-significant 8 bits.

**Figure 5: Writing 8-Bit Words and Reading 16-Bit Words**

This figure shows an example of a narrow write port (8-bit input) with a wide read port (16-bit output).



In this example, the read port is operating at half the frequency of the write port. Writing four 8-bit words to the FIFO buffer increases the `wrusedw` flag to four and the `rusedw` flag to two. Two 16-bit read operations empty the FIFO. The first and second 8-bit word written are equivalent to the LSB and MSB of the 16-bit output words, respectively. The `rdempty` signal stays asserted until enough words are written on the narrow write port to fill an entire word on the wide read port.

## Constraint Settings

When using the Quartus II TimeQuest timing analyzer with a design that contains a DCFIFO block apply the following false paths to avoid timing failures in the synchronization registers:

- For paths crossing from the write into the read domain, apply a false path assignment between the `delayed_wrptr_g` and `rs_dgrp` registers:

```
set_false_path -from [get_registers {*dcfifo*delayed_wrptr_g[*]}] -to [get_registers {*dcfifo*rs_dgrp*}]
```

- For paths crossing from the read into the write domain, apply a false path assignment between the `rdptr_g` and `ws_dgrp` registers:

```
set_false_path -from [get_registers {*dcfifo*rdptr_g[*]}] -to [get_registers {*dcfifo*ws_dgrp*}]
```

The false path assignments are automatically added through the HDL-embedded Synopsis design constraint (SDC) commands when you compile your design. The related message is shown under the TimeQuest timing analyzer report.

**Note:** The constraints are internally applied but are not written to the Synopsis Design Constraint File (.sdc). To view the embedded-false path, type `report_sdc` in the console pane of the TimeQuest timing analyzer GUI.

If you use the Quartus II Classic timing analyzer, the false paths are applied automatically for the DCFIFO.

**Note:** If the DCFIFO is implemented in logic elements (LEs), you can ignore the cross-domain timing violations from the data path of the DFFE array (that makes up the memory block) to the `q` output

register. To ensure the `q` output is valid, sample the output only after the `rdempty` signal is deasserted.

#### Related Information

#### Quartus II TimeQuest Timing Analyzer

Provides information about setting the timing constraint

## Coding Example for Manual Instantiation

This section provides a Verilog HDL coding example to instantiate the DCFIFO IP core. It is not a complete coding for you to compile, but it provides a guideline and some comments for the required structure of the instantiation. You can use the same structure to instantiate other IP cores but only with the ports and parameters that are applicable to the IP cores you instantiated.

**Table 11: Verilog HDL Coding Example to Instantiate the DCFIFO IP Core**


```
//module declaration
module dcfifo8x32 (aclr, data, ..... ,wfull);
//Module's port declarations input aclr;
input [31:0] data;
.
.
output wrfull;
//Module's data type declarations and assignments wire rdempty_w;
.
.
wire wrfull = wrfull_w; wire [31:0] q = q_w;
/*Instantiates dcfifo megafunction. Must declare all the ports available from the
megafunction and
define the connection to the module's ports.
Refer to the ports specification from the user guide for more information about the
megafunction's
ports*/
//syntax: <megafunction's name> <given an instance name> dcfifo inst1 (
//syntax: .<dcfifo's megafunction's port>(<module's port/wire>)
.wrclk (wrclk),
.rdcclk (rdreq),
.
.
.wrusedw ()); //left the output open if it's not used
/*Start with the keyword "defparam", defines the parameters and value assignments.
Refer to
parameters specifications from the user guide for more information about the megafunc-
tion's
parameters*/
defparam
//syntax: <instance name>.<parameter> = <value> inst1.intended_device_family =
"Stratix III",
inst1.lpm_numwords = 8,
.
.
inst1.wrsync_delaypipe = 4;
endmodule
```

## Design Example

In this design example, the data from the ROM is required to be transferred to the RAM. Assuming the ROM and RAM are driven by non-related clocks, you can use the DCFIFO to transfer the data between the asynchronous clock domains effectively.

**Figure 6: Component Blocks and Signal Interaction**

This figure shows the component blocks and their signal interactions.



**Note:** Both the DCFIFO IP cores are only capable of handling asynchronous data transferring issues (metastable effects). You must have a controller to govern and monitor the data buffering process between the ROM, DCFIFO, and RAM. This design example provides you the write control logic (**write\_control\_logic.v**), and the read control logic (**read\_control\_logic.v**) which are compiled with the DCFIFO specifications that control the valid write or read request to or from the DCFIFO.

**Note:** This design example is validated with its functional behavior, but without timing analysis and gate-level simulation. The design coding such as the state machine for the write and read controllers may not be optimized. The intention of this design example is to show the use the IP core, particularly on its control signal in data buffering application, rather than the design coding and verification processes.

To obtain the DCFIFO settings in this design example, refer to the parameter settings from the design file (**dcfifo8x32.v**).

The following sections include separate simulation waveforms to describe how the write and read control logics generate the control signal with respect to the signal received from the DCFIFO.

**Note:** For better understanding, refer to the signal names in Figure 6 on page 25 when you go through the descriptions for the simulation waveforms.

Figure 7: Initial Write Operation to the DCFIFO IP Core




Table 12: Initial Write Operation to the DCFIFO IP Core Waveform Description

State	Description
IDLE	Before reaching 10 ns, the <code>reset</code> signal is high and causes the write controller to be in the IDLE state. In the IDLE state, the write controller drives the <code>fifo_wrrreq</code> signal to low, and requests the data to be read from <code>rom_addr=00</code> . The ROM is configured to have an unregistered output, so that the <code>rom_out</code> signal immediately shows the data from the <code>rom_addr</code> signal regardless of the reset. This shortens the latency because the <code>rom_out</code> signal is connected directly to the <code>fifo_in</code> signal, which is a registered input port in the DCFIFO. In this case, the data (00000001) is always stable and pending to be written into the DCFIFO when the <code>fifo_wrrreq</code> signal is high during the WRITE state.
WRITE	The write controller transitions from the IDLE state to the WRITE state if the <code>fifo_wrfull</code> signal is low after the reset signal is deasserted. In the WRITE state, the write controller drives the <code>fifo_wrrreq</code> signal to high, and requests for write operation to the DCFIFO. The <code>rom_addr</code> signal is unchanged (00) so the data is stable for at least one clock cycle before the DCFIFO actually writes in the data at the next rising clock edge.
INCADR	The write controller transitions from the WRITE state to the INCADR state, if the <code>rom_addr</code> signal has not yet increased to <code>ff</code> (that is, the last data from the ROM has not been read out). In the INCADR state, the write controller drives the <code>fifo_wrrreq</code> signal to low, and increases the <code>rom_addr</code> signal by 1 (00 to 01).
-	The same state transition continues as stated in IDLE and WRITE states, if the <code>fifo_wrfull</code> signal is low and the <code>rom_addr</code> signal not yet increased to <code>ff</code> .

Figure 8: Initial Read Operation from the DCFIFO IP Core




Table 13: Initial Read Operation from the DCFIFO IP Core Waveform Description

State	Description
IDLE	Before reaching 35 ns, the read controller is in the IDLE state because the <code>fifo_rdempty</code> signal is high even when the reset signal is low (not shown in the waveform). In the IDLE state, the <code>ram_addr</code> = ff to accommodate the increment of the RAM address in the INCADR state, so that the first data read is stored at <code>ram_addr</code> = 00 in the WRITE state.
INCADR	The read controller transitions from the IDLE state to the INCADR state, if the <code>fifo_rdempty</code> signal is low. In the INCADR state, the read controller drives the <code>fifo_rdreq</code> signal to high, and requests for read operation from the DCFIFO. The <code>ram_addr</code> signal is increased by one (ff to 00), so that the read data can be written into the RAM at <code>ram_addr</code> = 00.
WRITE	From the INCADR state, the read controller always transition to the WRITE state at the next rising clock edge. In the WRITE state, it drives the <code>ram_wren</code> signal to high, and enables the data writing into the RAM at <code>ram_addr</code> = 00. At the same time, the read controller drives the <code>ram_rden</code> signal to high so that the newly written data is output at <code>q</code> at the next rising clock edge. Also, it increases the <code>word_count</code> signal to 1 to indicate the number of words successfully read from the DCFIFO.
--	The same state transition continues as stated in INCADR and WRITE states, if the <code>fifo_rdempty</code> signal is low.

Figure 9: Write Operation when DCFIFO is FULL





Table 14: Write Operation when DCFIFO is FULL Waveform Description

State	Description
INCADR	When the write controller is in the INCADR state, and the <code>fifo_wrfull</code> signal is asserted, the write controller transitions to the WAIT state in the next rising clock edge.
WAIT	<p>In the WAIT state, the write controller holds the <code>rom_addr</code> signal (08) so that the respective data is written into the DCFIFO when the write controller transitions to the WRITE state.</p> <p>The write controller stays in WAIT state if the <code>fifo_wrfull</code> signal is still high. When the <code>fifo_wrfull</code> is low, the write controller always transitions from the WAIT state to the WRITE state at the next rising clock edge.</p>
WRITE	In the WRITE state, then only the write controller drives the <code>fifo_wrreq</code> signal to high, and requests for write operation to write the data from the previously held address (08) into the DCFIFO. It always transitions to the INCADR state in the next rising clock edge, if the <code>rom_addr</code> signal has not yet increased to ff.
--	The same state transition continues as stated in INCADR, WAIT, and WRITE states, if the <code>fifo_wrfull</code> signal is high.


Figure 10: Completion of Data Transfer from ROM to DCFIFO





**Table 15: Completion of Data Transfer from ROM to DCFIFO Waveform Description**

State	Description
WRITE	When the write controller is in the <code>WRITE</code> state, and <code>rom_addr = ff</code> , the write controller drives the <code>fifo_wrreq</code> signal to high to request for last write operation to DCFIFO. The data 100 is the last data stored in the ROM to be written into the DCFIFO. In the next rising clock edge, the write controller transitions to the <code>DONE</code> state.
DONE	In the <code>DONE</code> state, the write controller drives the <code>fifo_wrreq</code> signal to low.
--	The <code>fifo_wrfull</code> signal is deasserted because the read controller in the receiving domain continuously performs the read operation. However, the <code>fifo_wrfull</code> signal is only deasserted sometime after the read request from the receiving domain. This is due to the latency in the DCFIFO ( <code>rdreq</code> signal to <code>wrfull</code> signal).

**Figure 11: Completion of Data Transfer from DCFIFO to RAM**

The `fifo_rdempty` signal is asserted to indicate that the DCFIFO is empty. The read controller drives the `fifo_rdreq` signal to low, and enables the write of the last data 100 at `ram_addr = ff`. The `word_count` signal is increased to 256 (in decimal) to indicate that all the 256 words of data from the ROM are successfully transferred to the RAM.

The last data written into the RAM is shown at the `q` output.

**Note:** To verify the results, compare the `q` outputs with the data in `rom_initdata.hex` file provided in the design example. Open the file in the Quartus II software and select the word size as 32 bit. The `q` output must display the same data as in the file.

#### Related Information

##### DCFIFO Design Example

Provides all the design files including the testbench. The zip file also includes the .do script (`dcfifo_de_top.do`) that automates functional simulation that you can use to run the simulation using the ModelSim-Altera software

## Gray-Code Counter Transfer at the Clock Domain Crossing

This section describes the effect of the large skew between Gray-code counter bits transfers at the clock domain crossing (CDC) with recommended solution. The gray-code counter is 1-bit transition occurs while other bits remain stable when transferring data from the write domain to the read domain and vice versa. If the destination domain latches on the data within the metastable range (violating setup or hold time), only 1 bit is uncertain and destination domain reads the counter value as either an old counter or a new counter. In this case, the DCFIFO still works, as long as the counter sequence is not corrupted.

The following section shows an example of how large skew between GNU C compiler (GCC) bits can corrupt the counter sequence. Taking a counter width with 3-bit wide and assuming it is transferred from write clock domain to read clock domain. Assume all the counter bits have 0 delay relative to the destination clock, excluding the `bit[0]` that has delay of 1 clock period of source clock. That is, the skew of the counter bits will be 1 clock period of the source clock when they arrived at the destination registers.

The following shows the correct gray-code counter sequence:

```
000,
001,
011,
010,
110....
```

which then transfers the data to the read domain, and on to the destination bus registers.

Because of the skew for `bit[0]`, the destination bus registers receive the following sequence:

```
000,
000,
011,
011,
110....
```

Because of the skew, a 2-bit transition occurs. This sequence is acceptable if the timing is met. If the 2-bit transition occurs and both bits violate timing, it may result in the counter bus settled at a future or previous counter value, which will corrupt the DCFIFO.

Therefore, the skew must be within a certain skew to ensure that the sequence is not corrupted.

### Related Information

[skew\\_report.tcl](#)

Use the `skew_report.tcl` to analyze the actual skew and required skew in your design

## Document Revision History

This table lists the document revision history for this user guide.

Table 16: Document Revision History

Date	Version	Changes
December 2014	2014.12.17	<ul style="list-style-type: none"><li>• Clarified that there are no minimum number of clock cycles for <code>aclr</code> signals that must remain active.</li><li>• Added Recovery and Removal Timing Violation Warnings when Compiling a DCFIFO Megafunction section.</li><li>• Removed a note about ignoring any recovery and removal violation reported in the TimeQuest timing analyzer that represent transfers from the <code>aclr</code> to the read side clock domain in Synchronous Clear and Asynchronous Clear Effect section.</li></ul>
May 2013	8.2	<ul style="list-style-type: none"><li>• Updated Table 8 on page 20 to state that both the read and write pointers reset to zero upon assertion of either the <code>sclr</code> or <code>aclr</code> signal.</li><li>• Updated Table 1 on page 7 to note that the <code>wrusedw</code>, <code>rdusedw</code>, <code>wrfull</code>, <code>rdfull</code>, <code>wrempty</code> and <code>rdempty</code> values are subject to the latencies listed in Table 5 on page 18.</li></ul>
August 2012	8.1	<ul style="list-style-type: none"><li>• Included a link to <code>skew_report.tcl</code> “Gray-Code Counter Transfer at the Clock Domain Crossing” on page 29.</li></ul>
August 2012	8.0	<ul style="list-style-type: none"><li>• Updated “DCFIFO” on page 3, “Ports Specifications” on page 6, “Functional Timing Requirements” on page 14, “Synchronous Clear and Asynchronous Clear Effect” on page 20.</li><li>• Updated Table 1 on page 7, Table 2 on page 10, Table 9 on page 21.</li><li>• Added Table 4 on page 16.</li><li>• Renamed and updated “DCFIFO Clock Domain Crossing Timing Violation” to “Gray-Code Counter Transfer at the Clock Domain Crossing” on page 29.</li></ul>
February 2012	7.0	<ul style="list-style-type: none"><li>• Updated the notes for Table 4 on page 16.</li><li>• Added the “DCFIFO Clock Domain Crossing Timing Violation” section.</li></ul>
September 2010	6.2	Added prototype and component declarations.

Date	Version	Changes
January 2010	6.1	<ul style="list-style-type: none"> <li>Updated “Functional Timing Requirements” section.</li> <li>Minor changes to the text.</li> </ul>
September 2009	6.0	<ul style="list-style-type: none"> <li>Replaced “FIFO Megafunction Features” section with “Configuration Methods”.</li> <li>Updated “Input and Output Ports”.</li> <li>Added “Parameter Specifications”, “Output Status Flags and Latency”, “Metastability Protection and Related Options”, “Constraint Settings”, “Coding Example for Manual Instantiation”, and “Design Example”.</li> </ul>
February 2009	5.1	Minor update in Table 8 on page 17.
January 2009	5.0	Complete re-write of the user guide.
May 2007	4.0	<ul style="list-style-type: none"> <li>Added support for Arria GX devices.</li> <li>Updated for new GUI.</li> <li>Added six design examples in place of functional description.</li> <li>Reorganized and updated Chapter 3 to have separate tables for the SCFIFO and DCFIFO megafunctions.</li> <li>Added Referenced Documents section.</li> </ul>
March 2007	3.3	<ul style="list-style-type: none"> <li>Minor content changes, including adding Stratix III and Cyclone III information</li> <li>Re-took screenshots for software version 7.0</li> </ul>
September 2005	3.2	Minor content changes.