-
Yongatek Microelectronics
- Istanbul
- in/ugur-nezir
Popular repositories Loading
-
-
-
-
Simple-32-bit-CPU
Simple-32-bit-CPU PublicA custom VerySimpleCPU implementation with a custom 32-bit ISA synthesized with Verilog.
Verilog
-
verilator-verification-features-tests
verilator-verification-features-tests PublicForked from antmicro/verilator-verification-features-tests
Workspace to contribute on Verilator Verification Feature Test Suite
SystemVerilog
-
rohd-hcl
rohd-hcl PublicForked from intel/rohd-hcl
A hardware component library developed with ROHD.
Dart
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.