Skip to content
View yoonhyeonjoon's full-sized avatar

Block or report yoonhyeonjoon

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
yoonhyeonjoon/README.md

Hello, I'm Yoon HyeonJoon


• Oct. 2020 - Nov. 2022 Risc-V Chip design using Scala/Chisel in Semifive

• 2015 - Present : Developing/Operating Android App.

• Sep. 2017 - Oct. 2020 Design Display algorithm/ Operating System in LGdisplay

• Mar. 2015 – Aug.2017 Korea University, Seoul, Korea M.S., Electrical and Computer Engineering.

• Mar. 2011 – Feb. 2015 Korea University, Seoul, Korea, B.S., Major: Electrical Engineering

Scala/Chisel(Hardwarable Software Design Language) Open play ground

representative Badge


more about me :

Tech Blog Badge Linkedin Badge Gmail Badge



Hits

Pinned Loading

  1. ChiselGuide ChiselGuide Public

    Verilog 2

  2. World-Of-ChiselScala World-Of-ChiselScala Public

    Verilog 1 8

  3. gemminiProject gemminiProject Public

    Scala