Popular repositories Loading
-
Schedule-generator-for-a-school-
Schedule-generator-for-a-school- PublicThe broad aim of the project is to develop a C++ programme which will generate automated time table for a university
C++ 1
-
Integrated-Circuit-Desing-in-Verilog
Integrated-Circuit-Desing-in-Verilog PublicTo design a circuit to find the maximum number among a given set of numbers, simulate it and finally implement.
Verilog 1
-
-
emotion_detector_BERT_RNN
emotion_detector_BERT_RNN PublicEmotion detector using the BERT and RNN
Jupyter Notebook
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.