

# Digital Design

EENG28010


Jiaying Shen, Yumu Xie, Yiyao Wang, Jiaxin Fan.

## Contents

<b>1</b>	<b>Introduction</b>	<b>2</b>
<b>2</b>	<b>Task Division</b>	<b>2</b>
2.1	Team A Command Processor . . . . .	2
2.2	Team B Data Processor . . . . .	2
<b>3</b>	<b>Design and Simulation of Command Processor</b>	<b>3</b>
3.1	Command Processor Overall Design . . . . .	3
3.1.1	Rx Pattern Recognizer and ECHO-Yiyao Wang . . . . .	3
3.1.2	Byte Printing-Yumu Xie . . . . .	5
3.1.3	L and P Printing-Yumu Xie . . . . .	6
<b>4</b>	<b>Design and Simulation of Data Processor</b>	<b>8</b>
4.1	Data Processor Overall Design . . . . .	8
4.1.1	<i>Two-Phase Control</i> -Jiaying Shen . . . . .	8
4.1.2	Peak Detection-Jiaying Shen, Jiaxin Fan . . . . .	10
<b>5</b>	<b>Project Timeline</b>	<b>12</b>
<b>6</b>	<b>Peer Assessment</b>	<b>12</b>
<b>7</b>	<b>Conclusion</b>	<b>13</b>

# 1 Introduction

This project implements a system which is capable of data generation, peak detection and command implementation with host computer. The system identifies a start command  $aNNN$  or  $NNN$ , where  $NNN$  are three digits numbers specifying the number of bytes being generated. Then the system will output hexadecimal bytes and produce value of peak byte, its index and list the six bytes which are surrounding with the peak byte in hexadecimal format according to the user's command like  $L$  or  $P$ . Finally, these results will be displayed on terminal.



## 2 Task Division

This project is divided into two parts, Team A Command Processor and Team B Data Processor.

### 2.1 Team A Command Processor

- Yiyao Wang: Rx pattern recognizer and ECHO
- Yumu Xie: L, P and Byte printing

### 2.2 Team B Data Processor

- Jiaying Shen: Two-phase control
- Jiaying Shen, Jiaxin Fan: Data consume

## 3 Design and Simulation of Command Processor

### 3.1 Command Processor Overall Design


#### 3.1.1 Rx Pattern Recognizer and ECHO-Yiyao Wang

Pattern recognizer is the component designed to receive the input, then detect input's pattern including *a/Annn* and *L/P* pattern, registered the *nnn* value consecutively and finally pass *numWords* array to data processor. It also works with echoing at the same time, passing all commands to echoing components. Data echoing component is responsible for printing out all commands including both valid and invalid commands to the terminal. It also prints out the byte from data processor with ASCII conversion once data echoing received *dataReady* and *byte* from data processor. To some extent, like *hexa.to.ascii* function, it coordinates with L and P and help these components to print out on terminal with ASCII conversion.

*a/Annn* recognition: When the pattern of *a/A* followed by three consecutive numbers is recognized, it is converted from ASCII into binary-coded-decimal(BCD) format through a function called *ascii.to.hexa* and then registered in *reg.numWords* and finally passed the three bytes register to the *numWords* array. It is worth to mention that *a000 / A000* will be isolated and does not interact with *dataConsume* to avoid unexpected error.


L/P recognition: When *L/l* or *P/p* is recognized, the process will jump to a state *L\_LF* or *P\_LF* to prepare the L or P printing.

ECHO: when component RX receives command inputs from host computer, ECHO will directly coordinate with component TX and echo all command inputs to the terminal in order to display it.



**Fig. 1** Annn and Echo

4



**Fig. 2** byte printing

### 3.1.2 Byte Printing-Yumu Xie

Byte printing: when a valid *numWords* (except *a000* / *A000*, these commands have been isolated in *ZERO* state) has been transferred from Rx Pattern recognizer in *ANNN* state, the state will immediately get into *CHECK* state. In *CHECK* state, *reg\_seqDone* will be checked because we found out that if we program the chip, which means chip has been initialised. An automatic *seqDone* will be sent from dataConsume to cmdProc. So, after cmdProc sent valid *numWords* to dataConsume, cmdProc must clear *reg\_seqDone* before it starts to grab byte from dataConsume as *reg\_seqDone* would register *seqDone* when *seqDone* is 1 until justification state *FINAL\_WAIT*. If we do not clear *reg\_seqDone* after *ANNN* state (send all *numWords* to dataConsume) before *FOURTH* state (give *start* signal to dataConsume), the output would be very strange and it only outputs one byte then stop immediately. After *CHECK* and *SAFE* states (these are used for checking *reg\_seqDone* and clear *reg\_seqDone* to 0), in the next two states, cmdProc will set *start* to 1 for one system clock cycle and wait for *dataReady* in the next state. After that, cmdProc enters states to print out byte, which these states utilise a function called *hexa\_to\_ascii*. This direct printing will cause latch since it links the input and output together but we do not have any good idea to improve it now. Every time, after cmdProc outputs one byte and space, cmdProc will enter *FINAL\_WAIT* state for checking *reg\_seqDone*. If *reg\_seqDone* is 1 (*seqDone* will automatically register into *reg\_seqDone* in *regLogic* process in every rising edge clock if *seqDone* is 1), in *FINAL\_WAIT* state, cmdProc will assign next state to *LF* (line feed state with a carriage return state behind) and back to all initial state (*INIT\_ECHO*). Otherwise, it will get into *FOURTH* state and keep grabbing byte from dataConsume.

```
when PRINT_BYTE_UPPER => -- byte_upper
if txdone = '1' then
  txnow <= '1';
  txData <= hexa_to_ascii(byte(7 downto 4)); -- upper
  nextState <= PRINT_BYTE_LOWER;
else -- txdone = '0'
  txnow <= '0';
  nextState <= PRINT_BYTE_UPPER;
end if;

when PRINT_BYTE_LOWER => -- byte_lower
if txdone = '1' then
  txnow <= '1';
  txData <= hexa_to_ascii(byte(3 downto 0)); -- lower
  nextState <= PRINT_BYTE_SPACE;
else -- txdone = '0'
  txnow <= '0';
  nextState <= PRINT_BYTE_LOWER;
end if;

when PRINT_BYTE_SPACE => -- byte_space
if txdone = '1' then
  txnow <= '1';
  txData <= "00100000"; -- space character
  nextState <= FINAL_WAIT;
else -- txdone = '0'
  txnow <= '0';
  nextState <= PRINT_BYTE_SPACE;
end if;
```

### 3.1.3 L and P Printing-Yumu Xie

L and P Printing: in this part, it can be split into two parts, L Printing and P Printing. There are two initialisation signals *ini\_maxIndex* and *ini\_dataResults*. They are utilised when I press the *reset* button in chip, all L and P results should be clear to initialisation state.

L Printing: Multiple global signals are created for better implementation of functions: *resultL*, *ascii\_result*, *reg\_maxIndex* and *reg\_dataResults*. In *regLogic* process, *seqDone* will be registered into *reg\_seqDone* if *seqDone* is 1. Besides, *dataResults* are only available when *seqDone* is 1, and *seqDone* only lasts 1 for one system clock cycle. *seqDone* will be detected in *regLogic* process and register *maxIndex* and *dataResults* into *reg\_maxIndex* and *reg\_dataResults* for further implementations. After Rx pattern recognizer recognizes L command, the next state will be *L\_LF* with a *L\_CR* (line feed and carriage return) before getting into *L* state. In *L* state, *reg\_seqDone* will be loaded into *resultL* and *lLogic* will detect the change of *resultL* and execute transfer operations by using *hexa\_to\_ascii* function. During *nextStateLogic* (the state machine which proceeds states), L Printing has many states to be used for printing out the seven bytes of L command. They are generally can be called *L\_UPPER*, *L\_LOWER* and *L\_SPACE*. After all seven bytes have been printed out, it gets into *LF* state (line feed state with a carriage return state behind before getting back to *INIT\_ECHO* initial state). In L Printing logic, a process called *lLogic* is also used for transferring type from hexadecimal to ascii for the sake of printing. In this process, every time when rising edge clock, an embedded for loop will be used in order to transfer hexadecimal bytes stored in *resultL* to ascii bytes into *ascii\_result*. Then, once *cmdProc* enters states to print out seven bytes for L command, *ascii\_result* will be utilised and printed out.

P Printing: there are also global signals initialised for better implementation of functions: *peakP*, *indexP*, *reg\_maxIndex* and *reg\_dataResults*. Just like what I mentioned, *reg\_maxIndex* and *reg\_dataResults* are used to register *maxIndex* and *dataResults* when *seqDone* is 1. Once Rx pattern recognizer recognizes P command, the next state would be *P\_LF* and *P\_CR* with a *P* state behind. In *P* state, *peakP* will load *reg\_seqDone*(3) and *indexP* will load *reg\_maxIndex* into this signal. During printing state, *PEAK\_UPPER*, *PEAK\_LOWER*, *PEAK\_SPACE*, *FIRST\_INDEX*, *SECOND\_INDEX*, *THIRD\_INDEX*, the function *hexa\_to\_ascii* will be used during these printing states for the sake of transferring type from hexadecimal to ascii by implementing *peakP* and *indexP* with this function.




Fig. 3 L printing

7




Fig. 4 P printing

## 4 Design and Simulation of Data Processor

### 4.1 Data Processor Overall Design

#### Signal

The signal *curState* and *nextState* reflect the FSM's current state and next state respectively. '*counter*' records the number of data that currently received; '*num*' is the data number that should be sent, which was converted by function *bcd\_to\_int*.; '*peak\_index*' is the current peak index.

'*window*', '*cur\_window*', '*max\_window*' are arrays of 7characters. '*window*' shift window starts from index 3 to left for one bit; '*cur\_window*' shifts window one bit every time; '*max\_window*' is current max window.

There are signals '*ctrl\_detect*', '*ctrlIn\_reg*', '*ctrlOut\_reg*'. All of them are used to detect whether the *ctrlIn* has changed and *ctrlIn\_reg* is the register of the *ctrlIn*, *ctrlOut\_reg* is the register of the *ctrlOut*. '*start\_done*'(which is used to detect start signal), '*final\_enable*', '*rest\_enable*'(these two are used to trigger process in the 'compare' state and 'final' state).

```
type state_type is (INIT, s1,dready,compare, final);--five states
signal curState, nextState: state_type;
signal counter, num, peak_index: integer:= 0; ---counter:count current times of data received
---num:number of data need to be send
---peak_index: current PEAK INDEX
signal max_num: std_logic_vector(7 downto 0) := "00000000";
signal window,cur_window,max_window: CHAR_ARRAY_TYPE(6 downto 0):=(others => (others => '0')); ---shift window start from index 3 to left for one bit
---cur_window:current window shift from 0 index to left for one bit
---max_window: current max window
signal ctrl_detect, ctrlIn_reg, ctrlOut_reg, start_done, final_enable, rest_enable: std_logic:= '0'; --detect whether the ctrlIn changed
---ctrlIn_reg:register ctrlIn
---register ctrlOut
```

#### Process

Firstly, the *star\_detect* process is used to detect the start signal. Once it sent by command process, if the '*start*' is 1, assign *start\_done* <= 1, and vice versa.

#### 4.1.1 Two-Phase Control-Jiaying Shen

Next, the '*alter\_ctrlOut*' is triggered by the *clk*, *reset* and *rest\_enable* signals. '*alter\_ctrlOut*' takes charge in '*ctrlOut\_reg*' and '*num*'. When either '*reset*' or '*rest\_enable*' is 1, '*ctrlOut\_reg*' and '*num*' will be reset.

When there is a rising edge and *start* = 1, 'not *ctrlOut\_reg*' assign to '*ctrlOut\_reg*'. After the end of process, assign the '*ctrlOut\_reg*' to '*ctrlOut*'.



```

alter_ctrlOut: PROCESS(clk, reset, rest_enable)----used to change the output of ctrlOut
BEGIN
    IF reset='1' OR rest_enable='1' THEN
        ctrlOut_reg <= '0';
        num <= 0,0,0;
    ELSIF rising_edge(clk) THEN
        IF start = '1' THEN
            num <= 100*bcd_to_int(numWords_bcd(2))+10*bcd_to_int(numWords_bcd(1)) + bcd_to_int(numWords_bcd(0));
            ctrlOut_reg <= not ctrlOut_reg;
        END IF;
    END IF;
END PROCESS;
ctrlOut <= ctrlOut_reg;

```


We set a *REG\_ctrlIn* process making '*ctrlIn*' registered to detect change in *ctrlIn* (which is triggered by *ctrlIn\_reg*, clk and reset signals), which used to register *ctrlIn*, in order to compare it later. When '*reset*' or *curState* is *INIT*, the process sets '*ctrlIN\_reg*' to 0. And the process assigns the value of '*ctrlIn*' to '*ctrlIn\_reg*' when clk signal is rising edge. The '*ctrl\_detect*' then would be set to the result of the XOR operation between '*ctrlIn\_reg*' and '*ctrlIn*', which comparing whether the *ctrlIn* is changed.

```

REG_ctrlIn: PROCESS(ctrlIn_reg, clk, reset) -----used to register ctrlIn, in order to compare it later
BEGIN
    IF reset = '1' OR curState = INIT THEN
        ctrlIn_reg <= '0';
    ELSIF rising_edge(clk) THEN
        ctrlIn_reg <= ctrlIn;
    END IF;
END PROCESS;
ctrl_detect <= ctrlIn_reg xor ctrlIn;---comparing whether the ctrlIn is changed

```

#### 4.1.2 Peak Detection-Jiaying Shen, Jiaxin Fan



**Fig. 5** FSM Chart for State

As I mentioned there are 5 states which are *INIT*, *s1*, *dready*, *compare* and *final*. These 5 states are all triggered by *curState*, *data*, *start* and *ctrl\_detect*. The initial state is *INIT*, which is used to initialize all enable signal: when '*star\_done*' signal is 1. We are waiting for *ctrlIn* change in *s1* state. The process will go next state '*dready*' unless the detect signal (*ctrldetect*) is 1, or it repeats detecting the change in *s1* until '*ctrl\_detect*' is 1. The state '*dready*' is in order to keep one clock data ready. Thus, we set '*dataReady*' to 1 and transition to next state (*comparestate*). In the *compare* state, we will compare the new data and current max data, which is the core of the whole process. In the '*compare*', the next State would back to *s1* if '*counter*' is smaller than '*num*', otherwise go on to next state '*final* and reset '*final\_enable*' signal to 1 in the mean while. We process output *seqDone* and assigned value in the '*final*' state. In the '*final*', sets '*seqDone*' and '*rest\_enable*' to 1 and then returns to *INIT* state and to be ready for the next turn.

'*detect\_ctrlIn*' process is triggered by *clk*, *reset* and *rest\_enable* signals. The purpose of the '*detect\_ctrlIn*' is used to detect whether the *ctrlIn* changed or not. While it changed, shift the window and make counter +1. In '*detect\_ctrlIn*', when there is a rising edge signal from *clk*: when '*reset*' or '*reset\_enable*' is 1, the '*counter*', '*window*' and '*cur\_window*' would be reset; when '*ctrl\_detect*' is 1, indicates that '*ctrlIn*' has changed, then the '*window*' and '*cur\_window*' will shift to the left by one bit. And the shifted position would be appended by '*data*'.

```

detect_ctrlIn: PROCESS(clk, reset, rest_enable) -----used to detect whether the ctrlIn changed or not, if changed, shift the window
BEGIN
IF rising_edge(clk) THEN
    IF reset = '1' OR rest_enable = '1' THEN
        counter <= 0;
        window <= (others => (others => '0'));
        cur_window <= (others => (others => '0'));
    ELSIF ctrl_detect = '1' THEN
        counter <= counter + 1;
        window(6 downto 3) <= window(5 downto 3) & data; ---start from index 3 shift to left for one bit
        cur_window <= cur_window(5 downto 0) & data; --shift one bit every time
    END IF;
END IF;
END PROCESS;


```

If there is a new data comes into ‘*shift\_window*’, and if the number > current max number. The window will be shifted to new data. And the *shift\_window* is triggered by *clk*, *reset*, *curState*, *rest\_enable* signal. If *clk* has a rising edge: if ‘*reset*’ or ‘*rest\_enable*’ is 1, *shift\_window* will reset the ‘*max\_num*’, ‘*peak\_index*’ and ‘*max\_window*’; or if the ‘*curState*’ is ‘*dready*’, it compares the current data with the ‘*max\_num*’. If current value is bigger than the maximum value, it will be updated as ‘*max\_num*’, ‘*peak\_index*’ and ‘*max\_window*’ with the new data, window and index. It adds the value of ‘*cur\_window*’(2 downto 0) to ‘*max\_window*’(2 downto 0) while index 3 of ‘*cur\_window*’ and ‘*max\_window*’ have the same value.

According to an assign process, we assign value to *dataResults* and *maxIndex* after all numbers come out. The assign process is triggered by *clk*, *reset*, *final\_enable* and *rest\_enable* signal. When there exists a rising edge on *clk* signal, and one of the ‘*reset*’ or ‘*rest\_enable*’ is 1, it resets the ‘*dataResults*’ and ‘*maxIndex*’. Then sets all elements as 0. And if ‘*final\_enable*’ is 1: It copies the value from ‘*max\_window*’ to ‘*dataResults*’ in a loop iterating from index 6 down to 0; or it converts the ‘*peak\_index*’ integer to a series of *bcd<sub>num</sub>* value and assigns them to the ‘*maxIndex*’. In ‘*maxIndex*(2)’, divides ‘*peak\_index*’ by 100 and converts it to a 4-bit integer and then converts it to a 4-bit *std\_logic\_vector*. In ‘*maxIndex*(1)’, divide ‘*peak\_index*’ by 100, get the remainder. Then divides the result by 10, then converts it to a 4-bit integer and then converts it to a 4-bit *std\_logic\_vector*. In ‘*maxIndex*(0)’, divides it by 10, which retains the last digit of ‘*peak\_index*’ and get the remainder. Then converts it to a 4-bit integer and then converts it to a 4-bit *std\_logic\_vector*. When ‘*final\_enable*’ is set to 1, the maximum window’s data is updated in the ‘*dataResults*’, and the ‘*peak\_index*’ is converted to *bcd<sub>num</sub>* and assigned to ‘*maxIndex*’.

## 5 Project Timeline

Following is our Gantt Chart for project management:




## 6 Peer Assessment


Group Member	1	2	3	4	5	spec (12.5 in total)
Name	Jiaying Shen	Yiyao Wang	Yumu Xie	Jiaxin Fan	Shiyu Song	
Username (e.g. ab12345)	ax21078	sz21463	po21744	yy21834	wf19101	
Leadership	5	4	2	1.5	0	12.5
Team Engagement	4	2	4.5	2	0	12.5
Carrying out technical work	4	3	4	1.5	0	12.5
Contributing to the report	3	3.5	3	3	0	12.5
Total / member	4	3.125	3.375	2	0	50

## 7 Conclusion



Here is behavioural simulation result of command processor:



Here is behaviour simulation result of data processor:



Here is simulation result of full system (peak detector):



Here is output of terminal:

```
a012
=====
95 13 60 09 68 A8 93 F9 71 C7 92 06
=====
l
=====
A8 93 F9 71 C7 92 06
=====
p
=====
71 008
=====
a013
=====
83 68 39 3B 70 EB 52 49 5D 80 D0 3C 4D
=====
l
=====
68 39 3B 70 EB 52 49
=====
p
=====
70 004
=====
a055
=====
4D D3 23 D0 DC 8E 05 82 B6 B2 E4 B3 F0 03 D2 09 84 A7 C1 48 9A E3 A5 C9 7E 67 E0
B5 D3 03 19 8B DB 44 C6 A3 B9 E5 C4 35 0C 28 B8 21 39 74 77 17 82 14 2B BF 56 4
E FB
=====
l
=====
E3 A5 C9 7E 67 E0 B5
=====
p
=====
7E 024
=====
a099
=====
F8 94 3C 4B AC 93 33 F5 56 27 54 1D C5 CB 96 15 32 C6 5B D6 23 B3 31 66 57 EC D6
A1 DD 38 11 AD 89 84 42 DA D2 05 7A F1 75 D9 89 6F 07 81 E0 E8 49 22 01 52 88 D
4 AC E9 C1 2B F6 59 99 BB DF 56 77 2B 77 75 21 A4 E5 6D 2D 4C 0F 10 07 8D 90 4E
C1 AC F0 7C 85 CA 92 C4 EB 36 9C 77 9E 34 AD 05 3A EA 88
=====
l
=====
C1 AC F0 7C 85 CA 92
=====
p
=====
7C 083
=====
```

**Fig. 6** aNNN/ANNN/l/L/p/P