

1. Branch Data Hazard Detection Unit:

- the four cases of data hazards regarding branch
 - case 1

```
1 | add $1, xx, xx
2 | beq $1, xx, xx
```

how to solve: insert 1 stall, then refer to case 2.

- case 2

```
1 | add $1, xx, xx
2 | xxx xx, xx, xx # any unrelated instruction
3 | beq $1, xx, xx
```

how to solve: `ALUResult` forwarding from MEM stage to EX stage, through two muxes.

- case 3

```
1 | lw $1, xx (xx)
2 | beq $1, xx, xx
```

how to solve: insert 1 stall to EX stage, then refer to case 4.

- case 4

```
1 | lw $1, xx (xx)
2 | xx xx, xx, xx
3 | beq $1, xx, xx
```

how to solve: insert 1 stall to EX stage.

```
1 | input: IDBranch, IDEXRegWrite, EXMEMRegWrite, EXMEMMemRead,
2 |         EXDst, EXMEMDst, IDrt, IDRs;
3 | output: forward1, forward2, PCWrite2, IFIDWrite2, Hazard2;
4 |
5 | if ( IDEXRegWrite && IDBranch ) // case 1 and case 3
6 |     if ( EXDst == IDRs || EXDst == IDrt )
7 |         { PCWrite2 = 0; IFIDWrite2 = 0; Hazard2 = 1; }
8 | if ( EXMEMRegWrite && !EXMEMMemRead && IDBranch ) // case 2
9 |     if ( EXMEMDst == IDRs ) forward1 = 1;
10 |    if ( EXMEMDst == IDrt ) forward2 = 1;
11 | if ( EXMEMMemRead && IDBranch ) // case 4
12 |     if ( EXMEMDst == IDRs || EXMEMDst == IDrt )
13 |         { PCWrite2 = 0; IFIDWrite2 = 0; Hazard2 = 1; }
```