



## VE370 Intro to Computer Organization

### Project 2 Individual Report

FA 2020


Name	Stud. ID
Zhou Zhanpeng	518021910594

### Abstract

In this project, I used the modeling language `verilog` to implement the Single-Cycle Processor based on MIPS instruction set. The single cycle processor supports multiple instructions, such as `lw`, `add`, `jump` and etc. In this report, I will firstly introduce my modeling and implementation of each component of the single cycle processor and how I combine them together to process multiple instructions, then, I will compare the simulated results of my single cycle processor and the theoretical results when processing the same set of instructions. Finally, verilog sources files and peer evaluation will be provided.

### Description

#### Overview



## Figure 1. Single cycle implementation of MIPS architecture

From a general point of view, my implementation and modeling basically follows above figure, where following instructions can be supported:

- The memory-reference instructions load word (`lw`) and store word (`sw`)
- The arithmetic-logical instructions `add`, `addi`, `sub`, `and`, `andi`, `or`, and `slt`
- The jumping instructions branch equal (`beq`) and jump (`j`)

However, the above figure doesn't support the `bne` instruction, which will be talked in later sections.

From the figure 1, there are multiple major components including `instruction memory`, `data memory`, `register file`, `control unit`, `ALU control unit`, `ALU` and some special muxes and they will be discussed in details one by one later.

## Memory

The implementation of the memory part includes **Data Memory** (module `data_mem` in the source code), **Instruction Memory** (module `Instr_mem` in the source code) and **Register File** (module `reg_file` in the source file). There are some typical designing details in this project:

1. The data is byte-addressable. Though this project is based on word addresses, the real memory units supported by MIPS should be byte-addressable. There are some typical MIPS instructions that needs the addresses of byte, such as `lb`, `lbu` and `lh`. Though those instruction are not needed in this project, we still consider this condition in case we could develop more instructions through this project in future.
2. The data memory and register file are driven by the negative edge of clock in this project. This design may lengthen the critical path, but it could avoid some hazards:

```
1 always @(negedge clk) begin
2     if (mem_write) begin
3         memory[read_addr] = write_data[word - 1:word - byte];
4         memory[read_addr + 1] = write_data[word - byte - 1:word -
5             2*byte];
6         memory[read_addr + 2] = write_data[word - 2*byte - 1:word -
7             3*byte];
8     end
9 end
```

Take a part of the implementation of data memory as an example. If we update data in the positive edge, which is the beginning of a new clock cycle, the value of some variables may stay as the former clock cycle while some already change. If the write data has changed and the address of the write data stays the same, then wrong data will be updated into the write address of the last instruction. With the time of the first half of the clock cycle, this hidden hazard could be solved.

## ALU Unit & ALU Control Unit

ALU control unit takes two inputs, `ALUop` and `funct`, and outputs an 4-bit ALU control signal. The design is in the table below. Notice that actually `j` type instruction doesn't need to perform ALU operation, thus, we just randomly picked one `ALUop` and corresponding ALU control for it.

Op code	Operation	ALUop	Funct	ALU control	ALU function
lw (100011)	load word	00	xxxxxx	0010	add
sw (101011)	save word	00	xxxxxx	0010	add
addi (001000)	add immediate	00	xxxxxx	0010	add
beq (000100)	branch if equal	01	xxxxxx	0110	subtract
bne (000101)	branch if not equal	01	xxxxxx	0110	subtract
andi (001100)	and immediate	11	xxxxxx	0000	and
R-type (000000)	add	10	100000	0010	add
	sub	10	100010	0110	subtract
	and	10	100100	0000	and
	or	10	100101	0001	or
	slt	10	101010	0111	slt
j	jump	00	xxxxxx	0010	add

Then, correspondingly, ALU unit will perform the ALU functions, where these functions can be simply modeled by `verilog`.

## Control Unit

The control unit is used to generate control signals from different 6 bits opcodes. From the structure of pipeline in VE370 lectures, the control unit should generate 9 outputs as follows:

```

1 initial begin
2     ALUop = 2'b00; RegDst = 0; Jump = 0; Branch = 0; MemRead = 0;
3     MemtoReg = 0; MemWrite = 0; ALUSrc = 0; RegWrite = 0; Beq = 0;
4 end

```

Actually, according to the control signal design introduced in lecture, there should be only 8 signals. However, here I introduce another control signal `beq` which indicates whether the instruction is `beq`. Based on `beq`, we can make following logic:

1. If `beq = 1`, `branch = 1` and `ALU's zero = 1`, we will branch to target address.
2. if `beq = 0`, `branch = 1` and `ALU's zero = 0`, we will branch to the target address.
3. Otherwise, we will load `PC + 4` to `PC` register.

We can simple realize above logic by and gate and 2-by-1mux and with this additional design, our single cycle processor can support `bne` instruction now.

## Simulation

In this section, we will compare the textual simulated results with theoretical results for processing the same instructions. The instructions are from the file [InstructionMem\\_for\\_P2\\_demo.txt](#), which is attached in the **appendix**.

**Note:** the picture is used to show the simulated results and the table is used to show the theoretical results.

```
=====
Time:          0, CLK = 1, PC = xxxxxxxx
[$s0] = xxxxxxxx, [$s1] = xxxxxxxx, [$s2] = xxxxxxxx
[$s3] = xxxxxxxx, [$s4] = xxxxxxxx, [$s5] = xxxxxxxx
[$s6] = xxxxxxxx, [$s7] = xxxxxxxx, [$t0] = xxxxxxxx
[$t1] = xxxxxxxx, [$t2] = xxxxxxxx, [$t3] = xxxxxxxx
[$t4] = xxxxxxxx, [$t5] = xxxxxxxx, [$t6] = xxxxxxxx
[$t7] = xxxxxxxx, [$t8] = xxxxxxxx, [$t9] = xxxxxxxx
Time:          50, CLK = 0, PC = 00000000
[$s0] = 00000000, [$s1] = 00000000, [$s2] = 00000000
[$s3] = 00000000, [$s4] = 00000000, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000000, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
=====
```

cycle	Instruction	Result
0	addi \$t0, \$zero, 0x20	[\$t0] = 0x20

```
=====
Time:          100, CLK = 1, PC = 00000004
[$s0] = 00000000, [$s1] = 00000000, [$s2] = 00000000
[$s3] = 00000000, [$s4] = 00000000, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000000, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
Time:          150, CLK = 0, PC = 00000004
[$s0] = 00000000, [$s1] = 00000000, [$s2] = 00000000
[$s3] = 00000000, [$s4] = 00000000, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
=====
```

cycle	Instruction	Result
1	addi \$t1, \$zero, 0x37	[\$t1] = 0x37

```
=====
Time:          200, CLK = 1, PC = 00000008
[$s0] = 00000000, [$s1] = 00000000, [$s2] = 00000000
[$s3] = 00000000, [$s4] = 00000000, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
Time:          250, CLK = 0, PC = 00000008
[$s0] = 00000020, [$s1] = 00000000, [$s2] = 00000000
[$s3] = 00000000, [$s4] = 00000000, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
=====
```

cycle	Instruction	Result
2	and \$s0, \$t0, \$t1	[\$s0] = 0x20

```
=====
Time:          300, CLK = 1, PC = 0000000c
[$s0] = 00000020, [$s1] = 00000000, [$s2] = 00000000
[$s3] = 00000000, [$s4] = 00000000, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
Time:          350, CLK = 0, PC = 0000000c
[$s0] = 00000037, [$s1] = 00000000, [$s2] = 00000000
[$s3] = 00000000, [$s4] = 00000000, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
=====
```

cycle	Instruction	Result
3	or \$s0, \$t0, \$t1	[\$s0] = 0x37

```
=====
Time:          400, CLK = 1, PC = 00000010
[$s0] = 00000037, [$s1] = 00000000, [$s2] = 00000000
[$s3] = 00000000, [$s4] = 00000000, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
Time:          450, CLK = 0, PC = 00000010
[$s0] = 00000037, [$s1] = 00000000, [$s2] = 00000000
[$s3] = 00000000, [$s4] = 00000000, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
=====
```

cycle	Instruction	Result
4	sw \$s0, 4(\$zero)	data.mem[4] = 0x37

```
=====
Time:          500, CLK = 1, PC = 00000014
[$s0] = 00000037, [$s1] = 00000000, [$s2] = 00000000
[$s3] = 00000000, [$s4] = 00000000, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
Time:          550, CLK = 0, PC = 00000014
[$s0] = 00000037, [$s1] = 00000000, [$s2] = 00000000
[$s3] = 00000000, [$s4] = 00000000, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
=====
```

cycle	Instruction	Result
5	sw \$t0, 8(\$zero)	data.mem[8] = 0x20

```
=====
Time:          600, CLK = 1, PC = 00000018
[$s0] = 00000037, [$s1] = 00000000, [$s2] = 00000000
[$s3] = 00000000, [$s4] = 00000000, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
Time:          650, CLK = 0, PC = 00000018
[$s0] = 00000037, [$s1] = 00000057, [$s2] = 00000000
[$s3] = 00000000, [$s4] = 00000000, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
=====
```

cycle	Instruction	Result
6	add \$s1, \$t0, \$t1	[\$s1] = 0x57

```
=====
Time:          700, CLK = 1, PC = 0000001c
[$s0] = 00000037, [$s1] = 00000057, [$s2] = 00000000
[$s3] = 00000000, [$s4] = 00000000, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
Time:          750, CLK = 0, PC = 0000001c
[$s0] = 00000037, [$s1] = 00000057, [$s2] = ffffffe9
[$s3] = 00000000, [$s4] = 00000000, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
=====
```

cycle	Instruction	Result
7	sub \$s2, \$t0, \$t1	[\$s2] = 0xffffffe9

```
=====
Time:          800, CLK = 1, PC = 00000020
[$s0] = 00000037, [$s1] = 00000057, [$s2] = ffffffe9
[$s3] = 00000000, [$s4] = 00000000, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
Time:          850, CLK = 0, PC = 00000020
[$s0] = 00000037, [$s1] = 00000057, [$s2] = ffffffe9
[$s3] = 00000000, [$s4] = 00000000, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
=====
```

cycle	Instruction	Result
8	addi \$t0, \$zero, 0x20	nothing

```
=====
Time:          900, CLK = 1, PC = 00000024
[$s0] = 00000037, [$s1] = 00000057, [$s2] = ffffffe9
[$s3] = 00000000, [$s4] = 00000000, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
Time:          950, CLK = 0, PC = 00000024
[$s0] = 00000037, [$s1] = 00000057, [$s2] = ffffffe9
[$s3] = 00000000, [$s4] = 00000000, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
=====
```

cycle	Instruction	Result
9	addi \$t0, \$zero, 0x20	nothing

```
=====
Time:          1000, CLK = 1, PC = 00000028
[$s0] = 00000037, [$s1] = 00000057, [$s2] = ffffffe9
[$s3] = 00000000, [$s4] = 00000000, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
Time:          1050, CLK = 0, PC = 00000028
[$s0] = 00000037, [$s1] = 00000057, [$s2] = ffffffe9
[$s3] = 00000000, [$s4] = 00000000, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
=====
```

cycle	Instruction	Result
10	addi \$t0, \$zero, 0x20	nothing

```
=====
Time:          1100, CLK = 1, PC = 0000002c
[$s0] = 00000037, [$s1] = 00000057, [$s2] = ffffffe9
[$s3] = 00000000, [$s4] = 00000000, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
Time:          1150, CLK = 0, PC = 0000002c
[$s0] = 00000037, [$s1] = 00000057, [$s2] = ffffffe9
[$s3] = 00000000, [$s4] = 00000000, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
=====
```

cycle	Instruction	Result
11	beq \$s1, \$s2, error0	not branch

```
=====
Time:          1200, CLK = 1, PC = 00000030
[$s0] = 00000037, [$s1] = 00000057, [$s2] = ffffffe9
[$s3] = 00000000, [$s4] = 00000000, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
Time:          1250, CLK = 0, PC = 00000030
[$s0] = 00000037, [$s1] = 00000037, [$s2] = ffffffe9
[$s3] = 00000000, [$s4] = 00000000, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
=====
```

cycle	Instruction	Result
12	lw \$s1, 4(\$zero)	[\$s1] = 0x37

```
=====
Time:          1300, CLK = 1, PC = 00000034
[$s0] = 00000037, [$s1] = 00000037, [$s2] = ffffffe9
[$s3] = 00000000, [$s4] = 00000000, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
Time:          1350, CLK = 0, PC = 00000034
[$s0] = 00000037, [$s1] = 00000037, [$s2] = 00000000
[$s3] = 00000000, [$s4] = 00000000, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
=====
```

cycle	Instruction	Result
13	andi \$s2, \$s1, 0x48	[\$s2] = 0x0

```
=====
Time:          1400, CLK = 1, PC = 00000038
[$s0] = 00000037, [$s1] = 00000037, [$s2] = 00000000
[$s3] = 00000000, [$s4] = 00000000, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
Time:          1450, CLK = 0, PC = 00000038
[$s0] = 00000037, [$s1] = 00000037, [$s2] = 00000000
[$s3] = 00000000, [$s4] = 00000000, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
=====
```

cycle	Instruction	Result
14	addi \$t0, \$zero, 0x20	nothing

```
=====
Time:           1500, CLK = 1, PC = 0000003c
[$s0] = 00000037, [$s1] = 00000037, [$s2] = 00000000
[$s3] = 00000000, [$s4] = 00000000, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
Time:           1550, CLK = 0, PC = 0000003c
[$s0] = 00000037, [$s1] = 00000037, [$s2] = 00000000
[$s3] = 00000000, [$s4] = 00000000, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
=====
```

cycle	Instruction	Result
15	addi \$t0, \$zero, 0x20	nothing

```
=====
Time:           1600, CLK = 1, PC = 00000040
[$s0] = 00000037, [$s1] = 00000037, [$s2] = 00000000
[$s3] = 00000000, [$s4] = 00000000, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
Time:           1650, CLK = 0, PC = 00000040
[$s0] = 00000037, [$s1] = 00000037, [$s2] = 00000000
[$s3] = 00000000, [$s4] = 00000000, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
=====
```

cycle	Instruction	Result
16	addi \$t0, \$zero, 0x20	nothing

```
=====
Time:           1700, CLK = 1, PC = 00000044
[$s0] = 00000037, [$s1] = 00000037, [$s2] = 00000000
[$s3] = 00000000, [$s4] = 00000000, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
Time:           1750, CLK = 0, PC = 00000044
[$s0] = 00000037, [$s1] = 00000037, [$s2] = 00000000
[$s3] = 00000000, [$s4] = 00000000, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
=====
```

cycle	Instruction	Result
17	beq \$s1, \$s2, error1	nothing

```
=====
Time:          1800, CLK = 1, PC = 00000048
[$s0] = 00000037, [$s1] = 00000037, [$s2] = 00000000
[$s3] = 00000000, [$s4] = 00000000, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
Time:          1850, CLK = 0, PC = 00000048
[$s0] = 00000037, [$s1] = 00000037, [$s2] = 00000000
[$s3] = 00000020, [$s4] = 00000000, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
=====
```

cycle	Instruction	Result
18	lw \$s3, 8(\$zero)	[\$s3] = 0x20]

```
=====
Time:          1900, CLK = 1, PC = 0000004c
[$s0] = 00000037, [$s1] = 00000037, [$s2] = 00000000
[$s3] = 00000020, [$s4] = 00000000, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
Time:          1950, CLK = 0, PC = 0000004c
[$s0] = 00000037, [$s1] = 00000037, [$s2] = 00000000
[$s3] = 00000020, [$s4] = 00000000, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
=====
```

cycle	Instruction	Result
19	addi \$t0, \$zero, 0x20	nothing

```
=====
Time:          2000, CLK = 1, PC = 00000050
[$s0] = 00000037, [$s1] = 00000037, [$s2] = 00000000
[$s3] = 00000020, [$s4] = 00000000, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
Time:          2050, CLK = 0, PC = 00000050
[$s0] = 00000037, [$s1] = 00000037, [$s2] = 00000000
[$s3] = 00000020, [$s4] = 00000000, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
=====
```

cycle	Instruction	Result
20	addi \$t0, \$zero, 0x20	nothing

```
=====
Time:          2100, CLK = 1, PC = 00000054
[$s0] = 00000037, [$s1] = 00000037, [$s2] = 00000000
[$s3] = 00000020, [$s4] = 00000000, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
Time:          2150, CLK = 0, PC = 00000054
[$s0] = 00000037, [$s1] = 00000037, [$s2] = 00000000
[$s3] = 00000020, [$s4] = 00000000, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
=====
```

cycle	Instruction	Result
21	addi \$t0, \$zero, 0x20	nothing

```
=====
Time:          2200, CLK = 1, PC = 00000058
[$s0] = 00000037, [$s1] = 00000037, [$s2] = 00000000
[$s3] = 00000020, [$s4] = 00000000, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
Time:          2250, CLK = 0, PC = 00000058
[$s0] = 00000037, [$s1] = 00000037, [$s2] = 00000000
[$s3] = 00000020, [$s4] = 00000000, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
=====
```

cycle	Instruction	Result
22	beq \$s0, \$s3, error2	nothing

```
=====
Time:          2300, CLK = 1, PC = 0000005c
[$s0] = 00000037, [$s1] = 00000037, [$s2] = 00000000
[$s3] = 00000020, [$s4] = 00000000, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
Time:          2350, CLK = 0, PC = 0000005c
[$s0] = 00000037, [$s1] = 00000037, [$s2] = 00000000
[$s3] = 00000020, [$s4] = 00000001, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
=====
```

cycle	Instruction	Result
23	slt \$s4, \$s2, \$s1 (Last)	[\$s4] = 0x1]

```
=====
Time:          2400, CLK = 1, PC = 00000060
[$s0] = 00000037, [$s1] = 00000037, [$s2] = 00000000
[$s3] = 00000020, [$s4] = 00000001, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
Time:          2450, CLK = 0, PC = 00000060
[$s0] = 00000037, [$s1] = 00000037, [$s2] = 00000000
[$s3] = 00000020, [$s4] = 00000001, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
=====
```

cycle	Instruction	Result
24	addi \$t0, \$zero, 0x20	nothing

```
=====
Time:          2500, CLK = 1, PC = 00000064
[$s0] = 00000037, [$s1] = 00000037, [$s2] = 00000000
[$s3] = 00000020, [$s4] = 00000001, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
Time:          2550, CLK = 0, PC = 00000064
[$s0] = 00000037, [$s1] = 00000037, [$s2] = 00000000
[$s3] = 00000020, [$s4] = 00000001, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
=====
```

cycle	Instruction	Result
25	addi \$t0, \$zero, 0x20	nothing

```
=====
Time:          2600, CLK = 1, PC = 00000068
[$s0] = 00000037, [$s1] = 00000037, [$s2] = 00000000
[$s3] = 00000020, [$s4] = 00000001, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
Time:          2650, CLK = 0, PC = 00000068
[$s0] = 00000037, [$s1] = 00000037, [$s2] = 00000000
[$s3] = 00000020, [$s4] = 00000001, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
=====
```

cycle	Instruction	Result
26	addi \$t0, \$zero, 0x20	nothing

```
=====
Time:          2700, CLK = 1, PC = 0000006c
[$s0] = 00000037, [$s1] = 00000037, [$s2] = 00000000
[$s3] = 00000020, [$s4] = 00000001, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
Time:          2750, CLK = 0, PC = 0000006c
[$s0] = 00000037, [$s1] = 00000037, [$s2] = 00000000
[$s3] = 00000020, [$s4] = 00000001, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
=====
```

cycle	Instruction	Result
27	beq \$s4, \$0, EXIT	nothing

```
=====
Time:          2800, CLK = 1, PC = 00000070
[$s0] = 00000037, [$s1] = 00000037, [$s2] = 00000000
[$s3] = 00000020, [$s4] = 00000001, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
Time:          2850, CLK = 0, PC = 00000070
[$s0] = 00000037, [$s1] = 00000037, [$s2] = 00000037
[$s3] = 00000020, [$s4] = 00000001, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
=====
```

cycle	Instruction	Result
28	add \$s2, \$s1, \$0	[\$s2] = 0x37]

```
=====
Time:          2900, CLK = 1, PC = 00000074
[$s0] = 00000037, [$s1] = 00000037, [$s2] = 00000037
[$s3] = 00000020, [$s4] = 00000001, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
Time:          2950, CLK = 0, PC = 00000074
[$s0] = 00000037, [$s1] = 00000037, [$s2] = 00000037
[$s3] = 00000020, [$s4] = 00000001, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
=====
```

cycle	Instruction	Result
29	j Last	jump to last

```
=====
Time:      3000, CLK = 1, PC = 0000005c
[$s0] = 00000037, [$s1] = 00000037, [$s2] = 00000037
[$s3] = 00000020, [$s4] = 00000001, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
Time:      3050, CLK = 0, PC = 0000005c
[$s0] = 00000037, [$s1] = 00000037, [$s2] = 00000037
[$s3] = 00000020, [$s4] = 00000000, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
=====
```

cycle	Instruction	Result
30	slt \$s4, \$s2, \$s1 (Last)	[\$s4] = 0x0

```
=====
Time:      3100, CLK = 1, PC = 00000060
[$s0] = 00000037, [$s1] = 00000037, [$s2] = 00000037
[$s3] = 00000020, [$s4] = 00000000, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
Time:      3150, CLK = 0, PC = 00000060
[$s0] = 00000037, [$s1] = 00000037, [$s2] = 00000037
[$s3] = 00000020, [$s4] = 00000000, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
=====
```

cycle	Instruction	Result
31	addi \$t0, \$zero, 0x20	nothing

```
=====
Time:      3200, CLK = 1, PC = 00000064
[$s0] = 00000037, [$s1] = 00000037, [$s2] = 00000037
[$s3] = 00000020, [$s4] = 00000000, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
Time:      3250, CLK = 0, PC = 00000064
[$s0] = 00000037, [$s1] = 00000037, [$s2] = 00000037
[$s3] = 00000020, [$s4] = 00000000, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
=====
```

cycle	Instruction	Result
32	addi \$t0, \$zero, 0x20	nothing

```
=====
Time:           3300, CLK = 1, PC = 00000068
[$s0] = 00000037, [$s1] = 00000037, [$s2] = 00000037
[$s3] = 00000020, [$s4] = 00000000, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
Time:           3350, CLK = 0, PC = 00000068
[$s0] = 00000037, [$s1] = 00000037, [$s2] = 00000037
[$s3] = 00000020, [$s4] = 00000000, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
=====
```

cycle	Instruction	Result
33	addi \$t0, \$zero, 0x20	nothing

```
=====
Time:           3400, CLK = 1, PC = 0000006c
[$s0] = 00000037, [$s1] = 00000037, [$s2] = 00000037
[$s3] = 00000020, [$s4] = 00000000, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
Time:           3450, CLK = 0, PC = 0000006c
[$s0] = 00000037, [$s1] = 00000037, [$s2] = 00000037
[$s3] = 00000020, [$s4] = 00000000, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
=====
```

cycle	Instruction	Result
34	beq \$s4, \$0, EXIT	jump to Exit

```
=====
Time:           3500, CLK = 1, PC = 000000ac
[$s0] = 00000037, [$s1] = 00000037, [$s2] = 00000037
[$s3] = 00000020, [$s4] = 00000000, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
Time:           3550, CLK = 0, PC = 000000ac
[$s0] = 00000037, [$s1] = 00000037, [$s2] = 00000037
[$s3] = 00000020, [$s4] = 00000000, [$s5] = 00000000
[$s6] = 00000000, [$s7] = 00000000, [$t0] = 00000020
[$t1] = 00000037, [$t2] = 00000000, [$t3] = 00000000
[$t4] = 00000000, [$t5] = 00000000, [$t6] = 00000000
[$t7] = 00000000, [$t8] = 00000000, [$t9] = 00000000
=====
```

cycle	Instruction	Result
35	nop	nothing

It is clear that the simulated results highly concides with the theoretical results, which means our implementation is successful.

## Conclusion & Discussion

In this project, I am asked to model a single cycle processor which can support multiple MIPS instructions including `lw`, `sub`, `sw`, `beq` and etc. From the simulated result, it is clear that our results highly coincides with the theoretical results which means my implementation is successful. However, considering the performance of the single cycle processor, we should improve the current design, therefore, in the second part of this project 2, I will introduce another kind of processor, which is called Pipeline processor.

## Peer Evaluation

Name	Level of Contribution	Description of contribution
Zhou Zhanpeng	5	Modeling + Implementing
Liu Yihua	5	Modeling + Implementing
Shen Yang	5	Modeling + Implementing
Peng Haotian	5	Modeling + Implementing

## Reference

[1] Zheng, G., 2020. Ve370 Introduction To Computer Organization Project 2.

## Appendix

### Source Code

#### ALU.v

```

1 `timescale 1ns / 1ps
2
3 module ALU(zero, result, a, b, ALU_control);
4     parameter word = 32;
5     input [word - 1:0] a, b;
6     input [3:0] ALU_control;
7     output [word - 1:0] zero;
8     output [word - 1:0] result;
9
10    reg [word - 1:0] result;
11
12    initial begin
13        result = 0;
14    end
15
16    always @(a or b or ALU_control) begin
17        case (ALU_control)
18            // add
19            4'b0010: result = a + b;
20            // sub
21            4'b0110: result = a - b;
22            // and
23            4'b0000: result = a & b;
24            // or
25            4'b0001: result = a | b;
26            // slt
27            4'b0111: result = (a < b)?1:0;

```

```

28         default: result = 0;
29     endcase
30 end
31
32 assign zero = ~(|(result[31:0]));
33 endmodule

```

### ALUcontrol.v

```

1 `timescale 1ns / 1ps
2
3 module ALUcontrol(ALU_control, funct, ALU_op);
4     input [1:0] ALU_op;
5     input [5:0] funct;
6     output [3:0] ALU_control;
7
8     reg [3:0] ALU_control;
9
10    initial begin
11        ALU_control = 0;
12    end
13
14    always @ (funct or ALU_op) begin
15        case (ALU_op)
16            2'b00: ALU_control = 4'b0010;
17            2'b01: ALU_control = 4'b0110;
18            2'b11: ALU_control = 4'b0000;
19            2'b10: begin
20                case (funct)
21                    6'b100000: ALU_control = 4'b0010;
22                    6'b100010: ALU_control = 4'b0110;
23                    6'b100101: ALU_control = 4'b0001;
24                    6'b101010: ALU_control = 4'b0111;
25                    6'b100100: ALU_control = 4'b0000;
26                    default: ALU_control = 4'b0000;
27                endcase
28            end
29            default: ALU_control <= 4'b0000;
30        endcase
31    end
32 endmodule

```

### PC.v

```

1 `timescale 1ns / 1ps
2
3 module PC(curr, clk, next);
4     parameter word = 32;
5
6     input [word - 1:0] next;
7     input clk;
8     output [word - 1:0] curr;
9
10    reg [word - 1:0] PC_mem;
11
12    initial begin
13        $display("=====");

```

```

14      $display("Time: %d, CLK = %b, PC = %h", $time, 1'b1, PC_mem);
15      PC_mem = 0;
16  end
17
18  always @(clk) begin
19      if (clk == 1'b1) begin
20          PC_mem = next;
21          $display("=====");
22      end
23      $display("Time: %d, CLK = %b, PC = %h", $time, clk, PC_mem);
24  end
25
26  assign curr = PC_mem;
27 endmodule

```

### adder.v

```

1 `timescale 1ns / 1ps
2
3 module adder(result, a, b);
4     parameter word = 32;
5
6     input [word - 1:0] a, b;
7     output [word - 1:0] result;
8
9     reg [word - 1:0] result;
10
11    initial begin
12        result = 0;
13    end
14
15    always @(a, b) begin
16        result = a + b;
17    end
18 endmodule

```

### control.v

```

1 module control(RegDst, Jump, Branch, MemRead, MemtoReg, ALUop, Memwrite,
2                 ALUSrc, Regwrite, Beq, op);
3     input [5:0] op;
4     output RegDst, Jump, Branch, MemRead, MemtoReg, Memwrite,
5             ALUSrc, Regwrite, Beq;
6     output [1:0] ALUop;
7
8     reg RegDst, Jump, Branch, MemRead, MemtoReg, Memwrite,
9         ALUSrc, Regwrite, Beq;
10    reg [1:0] ALUop;
11
12    initial begin
13        ALUop = 2'b00; RegDst = 0; Jump = 0; Branch = 0; MemRead = 0;
14        MemtoReg = 0; Memwrite = 0; ALUSrc = 0; Regwrite = 0; Beq = 0;
15    end
16
17    always @(op) begin
18        case (op)
19            // 1w

```

```

16      6'b100011: begin
17          ALUop = 2'b00; RegDst = 0; Jump = 0; Branch = 0; MemRead =
18          1; MemtoReg = 1; MemWrite = 0; ALUSrc = 1; RegWrite = 1; Beq = 0;
19          end
20
21          // sw
22          6'b101011: begin
23              ALUop = 2'b00; RegDst = 0; Jump = 0; Branch = 0; MemRead =
24              0; MemtoReg = 0; MemWrite = 1; ALUSrc = 1; RegWrite = 0; Beq = 0;
25              end
26
27          // R-type
28          6'b000000: begin
29              ALUop = 2'b10; RegDst = 1; Jump = 0; Branch = 0; MemRead =
30              0; MemtoReg = 0; MemWrite = 0; ALUSrc = 0; RegWrite = 1; Beq = 0;
31              end
32
33          // addi
34          6'b001000: begin
35              ALUop = 2'b00; RegDst = 0; Jump = 0; Branch = 0; MemRead =
36              0; MemtoReg = 0; MemWrite = 0; ALUSrc = 1; RegWrite = 1; Beq = 0;
37              end
38
39          // andi
40          6'b001100: begin
41              ALUop = 2'b11; RegDst = 0; Jump = 0; Branch = 0; MemRead =
42              0; MemtoReg = 0; MemWrite = 0; ALUSrc = 1; RegWrite = 1; Beq = 0;
43              end
44
45          // beq
46          6'b000100: begin
47              ALUop = 2'b01; RegDst = 0; Jump = 0; Branch = 1; MemRead =
48              0; MemtoReg = 0; MemWrite = 0; ALUSrc = 0; RegWrite = 0; Beq = 1;
49              end
50
51          // bne
52          6'b000101: begin
53              ALUop = 2'b01; RegDst = 0; Jump = 0; Branch = 1; MemRead =
54              0; MemtoReg = 0; MemWrite = 0; ALUSrc = 0; RegWrite = 0; Beq = 0;
55              end
56
57          // j
58          6'b000010: begin
59              ALUop = 2'b00; RegDst = 0; Jump = 1; Branch = 0; MemRead =
60              0; MemtoReg = 0; MemWrite = 0; ALUSrc = 0; RegWrite = 0; Beq = 0;
61              end
62
63          default: begin
64              ALUop = 2'b00; RegDst = 0; Jump = 0; Branch = 0; MemRead =
65              0; MemtoReg = 0; MemWrite = 0; ALUSrc = 0; RegWrite = 0; Beq = 0;
66              end
67          endcase
68      end
69  endmodule

```

**data\_mem.v**

```

1 module data_mem(read_data, read_addr, write_data, mem_write, mem_read,
2 clk);
3     parameter word    = 32;
4     parameter byte   = 8;
5     parameter number = 1000;
6
7     input  [word - 1:0] read_addr, write_data;
8     input              mem_write, mem_read,   clk;
9     output [word - 1:0] read_data;
10
11    reg    [byte - 1:0] memory[number - 1:0];
12    reg    [word - 1:0] read_data;
13
14    integer          n;
15
16    initial begin
17        for (n = 0; n < number; n = n + 1) begin
18            memory[n] = 0;
19        end
20    end
21
22    always @ (negedge clk) begin
23        if (mem_write) begin
24            memory[read_addr] = write_data[word - 1:word - byte];
25            memory[read_addr + 1] = write_data[word - byte - 1:word -
26 2*byte];
27            memory[read_addr + 2] = write_data[word - 2*byte - 1:word -
28 3*byte];
29            memory[read_addr + 3] = write_data[word - 3*byte - 1:0];
30        end
31    end
32
33    always @ (mem_read or read_addr) begin
34        read_data = 'bz;
35        if (mem_read) begin
36            read_data = {memory[read_addr], memory[read_addr+1],
37 memory[read_addr+2], memory[read_addr+3]};
38        end
39    end
40
41    endmodule

```

### instr\_mem.v

```

1 module instr_mem(instruction, read_addr);
2     parameter word = 32;
3     parameter byte = 8;
4     parameter line = 42;
5
6     input  [word - 1:0]    read_addr;
7     output [word - 1:0]    instruction;
8
9     reg    [byte - 1:0]    mem[4*line - 1:0];
10    reg    [word - 1:0]    instruction;
11
12    initial begin
13        $readmemb("D:/JI/2020 Fall/VE370 Intro to Computer
Organization/Projects/P2/InstructionMem_for_P2_Demo.txt", mem);

```

```

14    end
15
16    always @ (read_addr) begin
17        instruction = {mem[read_addr], mem[read_addr + 1],
18                      mem[read_addr+2], mem[read_addr+3]};
19    end
endmodule

```

### mux.v

```

1 module mux(F, sel, A, B);
2     parameter N = 32;
3
4     input          sel;
5     input [N-1 : 0] A, B;
6     output [N-1 : 0] F;
7
8     reg      [N-1 : 0] F;
9
10    initial begin
11        F = 0;
12    end
13
14    always @ (A, B, sel) begin
15        case (sel)
16            1'b0 : F = A;
17            1'b1 : F = B;
18            default : F = 0;
19        endcase
20    end
21 endmodule

```

### reg\_file.v

```

1 module reg_file(read_data1, read_data2, read_addr1, read_addr2, write_addr,
2                  write_data, regwrite, clk);
3     parameter addr_size = 5;
4     parameter word = 32;
5
6     input  [addr_size - 1:0] read_addr1, read_addr2, write_addr;
7     input  [word - 1:0]      write_data;
8     input                regwrite, clk;
9     output [word - 1:0]      read_data1, read_data2;
10
11    reg      [word - 1:0]      reg_mem[2**addr_size - 1:0];
12    integer               n;
13
14    initial begin
15        $display("[%s0] = %h, [%s1] = %h, [%s2] = %h", reg_mem[16],
16        reg_mem[17], reg_mem[18]);
17        $display("[%s3] = %h, [%s4] = %h, [%s5] = %h", reg_mem[19],
18        reg_mem[20], reg_mem[21]);
19        $display("[%s6] = %h, [%s7] = %h, [%s0] = %h", reg_mem[22],
20        reg_mem[23], reg_mem[8]);
21        $display("[%s1] = %h, [%s2] = %h, [%s3] = %h", reg_mem[9],
22        reg_mem[10], reg_mem[11]);
23    end

```

```

18         $display("$t4] = %h, [$t5] = %h, [$t6] = %h", reg_mem[12],
19         reg_mem[13], reg_mem[14]);
20         $display("$t7] = %h, [$t8] = %h, [$t9] = %h", reg_mem[15],
21         reg_mem[24], reg_mem[25]);
22         for (n = 0; n < 2**addr_size; n = n + 1) begin
23             reg_mem[n] = 0;
24         end
25     end
26
27     always @(clk) begin
28         if (clk == 1'b0 && regwrite == 1'b1) begin
29             reg_mem[write_addr] = write_data;
30         end
31         $display("$s0] = %h, [$s1] = %h, [$s2] = %h", reg_mem[16],
32         reg_mem[17], reg_mem[18]);
33         $display("$s3] = %h, [$s4] = %h, [$s5] = %h", reg_mem[19],
34         reg_mem[20], reg_mem[21]);
35         $display("$s6] = %h, [$s7] = %h, [$t0] = %h", reg_mem[22],
36         reg_mem[23], reg_mem[8]);
37         $display("$t1] = %h, [$t2] = %h, [$t3] = %h", reg_mem[9],
38         reg_mem[10], reg_mem[11]);
39         $display("$t4] = %h, [$t5] = %h, [$t6] = %h", reg_mem[12],
40         reg_mem[13], reg_mem[14]);
41         $display("$t7] = %h, [$t8] = %h, [$t9] = %h", reg_mem[15],
42         reg_mem[24], reg_mem[25]);
43         if (clk != 1'b1) begin
44             $display("=====");
45         end
46     end
47
48     assign read_data1 = reg_mem[read_addr1];
49     assign read_data2 = reg_mem[read_addr2];
50 endmodule

```

## scp.v

```

1 module scp(clk);
2     parameter word      = 32;
3     parameter reg_addr = 5;
4
5     input clk;
6
7     wire [word - 1:0] curr_addr, instruction, next_addr;
8     wire [word - 1:0] read_data1, read_data2, write_data;
9
10    wire [word - 1:0] extended, ALU_input2, ALU_result;
11    wire [word - 1:0] mem_data, pcplusfor, jump_addr;
12
13    wire [word - 1:0] brc_addr_part, branch_addr,
14    next_addr_part;
15    wire [27:0] jump_addr_part;
16    wire [reg_addr - 1:0] write_addr;
17    wire [3:0] ALU_control;
18    wire [1:0] ALUop;
19    wire [MemRead, MemtoReg] RegDst, Jump, Branch;

```

```

17    wire                               MemWrite,      ALUSrc,       RegWrite,
18    Beq;
19    wire                               zero,         real_brc,     brc_part;
20
21    assign    jump_addr = {pcplusfor[31:28], jump_addr_part};
22    assign    real_brc = brc_part & Branch;
23
24    PC        pc(curr_addr, clk, next_addr);
25    instr_mem instrmem(instruction, curr_addr);
26    control   ctrl(RegDst, Jump, Branch, MemRead, MemtoReg, ALUop,
27                   MemWrite, ALUSrc, RegWrite, Beq, instruction[31:26]);
28    ALUcontrol aluctrl(ALU_control, instruction[5:0], ALUop);
29    mux       #5 regdst(write_addr, RegDst, instruction[20:16],
30                   instruction[15:11]);
31    mux       alusrc(ALU_input2, ALUSrc, read_data2, extended);
32    mux       #1 beq(brc_part, Beq, ~zero, zero);
33    mux       branch(next_addr_part, real_brc, pcplusfor, branch_addr);
34    mux       jump(next_addr, Jump, next_addr_part, jump_addr);
35    mux       mem2reg(write_data, MemtoReg, ALU_result, mem_data);
36    reg_file  regfile(read_data1, read_data2, instruction[25:21],
37                   instruction[20:16], write_addr, write_data, RegWrite, clk);
38    sign_ext ext(extended, instruction[15:0]);
39    ALU       alu(zero, ALU_result, read_data1, ALU_input2, ALU_control);
40    data_mem  datamem(mem_data, ALU_result, read_data2, MemWrite,
41                   MemRead, clk);
42
43    adder    first(pcplusfor, curr_addr, 4);
44    shifter_1 sh1(jump_addr_part, instruction[25:0]);
45    shifter_2 sh2(brc_addr_part, extended);
46    adder    second(branch_addr, pcplusfor, brc_addr_part);
47
48 endmodule

```

### shifter\_1.v

```

1 module shifter_1(out, in);
2   parameter in_size = 26;
3   parameter by = 2;
4
5   input [in_size - 1:0] in;
6   output [in_size - 1 + by:0] out;
7
8   assign out[in_size - 1+by:by] = in;
9   assign out[by - 1:0] = 0;
10  endmodule

```

### shifter\_2.v

```

1 module shifter_2(out, in);
2     parameter word = 32;
3     parameter by = 2;
4
5     input [word - 1:0] in;
6     output [word - 1:0] out;
7
8     assign out[word - 1:by] = in[word - 1 - by:0];
9     assign out[by - 1:0] = 0;
10    endmodule

```

### sign\_ext.v

```

1 module sign_ext(out, in);
2     parameter word = 32;
3     parameter half_word = 16;
4
5     input [half_word - 1:0] in;
6     output [word - 1:0] out;
7
8     assign out = {{half_word{in[half_word-1]}}, in};
9    endmodule

```

### simulation.v

```

1 module simulation;
2     parameter half_period = 50;
3
4     reg      clk;
5
6     scp      UUT(clk);
7
8     initial #0 begin
9         #0 clk <= 0;
10    end
11
12    always #half_period clk = ~clk;
13
14    initial #1000 $finish;
15 endmodule

```

## Sample Instructions

### InstructionMem\_for\_P2\_Demo.txt

```

1 00100000 00001000 00000000 00100000 //addi $t0, $zero, 0x20
2 00100000 00001001 00000000 00110111 //addi $t1, $zero, 0x37
3 00000001 00001001 10000000 00100100 //and $s0, $t0, $t1
4 00000001 00001001 10000000 00100101 //or $s0, $t0, $t1
5 10101100 00010000 00000000 00000100 //sw $s0, 4($zero)
6 10101100 00001000 00000000 00001000 //sw $t0, 8($zero)
7 00000001 00001001 10001000 00100000 //add $s1, $t0, $t1
8 00000001 00001001 10010000 00100010 //sub $s2, $t0, $t1
9 00100000 00001000 00000000 00100000 //addi $t0, $zero, 0x20
10 00100000 00001000 00000000 00100000 //addi $t0, $zero, 0x20
11 00100000 00001000 00000000 00100000 //addi $t0, $zero, 0x20

```

```
12 00010010 00110010 00000000 00010010 //beq $s1, $s2, error0
13 10001100 00010001 00000000 00000100 //lw $s1, 4($zero)
14 00110010 00110010 00000000 01001000 //andi $s2, $s1, 0x48
15 00100000 00001000 00000000 00100000 //addi $t0, $zero, 0x20
16 00100000 00001000 00000000 00100000 //addi $t0, $zero, 0x20
17 00100000 00001000 00000000 00100000 //addi $t0, $zero, 0x20
18 00010010 00110010 00000000 00001111 //beq $s1, $s2, error1
19 10001100 00010011 00000000 00001000 //lw $s3, 8($zero)
20 00100000 00001000 00000000 00100000 //addi $t0, $zero, 0x20
21 00100000 00001000 00000000 00100000 //addi $t0, $zero, 0x20
22 00100000 00001000 00000000 00100000 //addi $t0, $zero, 0x20
23 00010010 00010011 00000000 00001101 //beq $s0, $s3, error2
24 00000010 01010001 10100000 00101010 //slt $s4, $s2, $s1 (Last)
25 00100000 00001000 00000000 00100000 //addi $t0, $zero, 0x20
26 00100000 00001000 00000000 00100000 //addi $t0, $zero, 0x20
27 00100000 00001000 00000000 00100000 //addi $t0, $zero, 0x20
28 00010010 10000000 00000000 00001111 //beq $s4, $0, EXIT
29 00000010 00100000 10010000 00100000 //add $s2, $s1, $0
30 00001000 00000000 00000000 00010111 //j Last
31 00100000 00001000 00000000 00000000 //addi $t0, $0, 0(error0)
32 00100000 00001001 00000000 00000000 //addi $t1, $0, 0
33 00001000 00000000 00000000 00111111 //j EXIT
34 00100000 00001000 00000000 00000001 //addi $t0, $0, 1(error1)
35 00100000 00001001 00000000 00000001 //addi $t1, $0, 1
36 00001000 00000000 00000000 00111111 //j EXIT
37 00100000 00001000 00000000 00000010 //addi $t0, $0, 2(error2)
38 00100000 00001001 00000000 00000010 //addi $t1, $0, 2
39 00001000 00000000 00000000 00111111 //j EXIT
40 00100000 00001000 00000000 00000011 //addi $t0, $0, 3(error3)
41 00100000 00001001 00000000 00000011 //addi $t1, $0, 3
42 00001000 00000000 00000000 00111111 //j EXIT
```