

Exp NO: 1

Date: 26-08-21

Title: Verification of truth table  
of logic gates

Aim:

you have written this in the lab

Required tools:

written in the lab

Logic gates :

AND gate :

~~Truth table~~  
symbol

~~figure~~  
Truth table

OR gate :

symbol  
~~Truth table~~

~~figure~~  
Truth table

NOT gate :

symbol

Truth table

NAND gate

symbol

Truth table

NOR gate

symbol

Truth table

XOR gate

symbol

Truth table

Verification of truth tables with simulation

results

AND gate

A	B	Y	Simulation result
0	0	0	0
0	1	0	0
1	0	0	0
1	1	1	1

OR gate

A	B	Y	Simulation result

NOT gate

A	Y	Simulation result
0	1	1
1	0	0

NAND gate

A	B	Y	Simulation result

NOR gate

A	B	Y	Simulation result

XOR gate


Inference:

write as given in record

Student signature:

X put signature here

(Name: Eshmehar Singh)