

Exp no:1	Title: Verification of truth table of logic gates
Date: 26-08-2021	

Aim:



This experiment will examine the operation of the OR, AND, NOT, NAND, NOR and XOR logic gates and compare the expected outputs to the truth tables using simulation results.

Required tools:



Multisim online circuit simulator

Theory:



AND gate:

Symbol	Truth table	IC diagram															
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>Y=A.B</th></tr> </thead> <tbody> <tr> <td>0</td><td>0</td><td>0</td></tr> <tr> <td>0</td><td>1</td><td>0</td></tr> <tr> <td>1</td><td>0</td><td>0</td></tr> <tr> <td>1</td><td>1</td><td>1</td></tr> </tbody> </table>	A	B	Y=A.B	0	0	0	0	1	0	1	0	0	1	1	1	 <p>7408 Quad 2 input AND Gates</p>
A	B	Y=A.B															
0	0	0															
0	1	0															
1	0	0															
1	1	1															



OR gate:

Symbol	Truth table	IC diagram															
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>Y=A+B</th></tr> </thead> <tbody> <tr> <td>0</td><td>0</td><td>0</td></tr> <tr> <td>0</td><td>1</td><td>1</td></tr> <tr> <td>1</td><td>0</td><td>1</td></tr> <tr> <td>1</td><td>1</td><td>1</td></tr> </tbody> </table>	A	B	Y=A+B	0	0	0	0	1	1	1	0	1	1	1	1	 <p>7432 Quad 2 input OR Gates</p>
A	B	Y=A+B															
0	0	0															
0	1	1															
1	0	1															
1	1	1															



NOT gate:

Symbol	Truth table	IC diagram						
	<table border="1"><thead><tr><th>A</th><th>Y</th></tr></thead><tbody><tr><td>0</td><td>1</td></tr><tr><td>1</td><td>0</td></tr></tbody></table>	A	Y	0	1	1	0	 <p>7404 NOT Gates (Inverters)</p>
A	Y							
0	1							
1	0							



NAND gate:

Symbol	Truth table	IC diagram															
 $Y = \overline{A \cdot B}$	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>Y</th></tr> </thead> <tbody> <tr> <td>0</td><td>0</td><td>1</td></tr> <tr> <td>0</td><td>1</td><td>1</td></tr> <tr> <td>1</td><td>0</td><td>1</td></tr> <tr> <td>1</td><td>1</td><td>0</td></tr> </tbody> </table>	A	B	Y	0	0	1	0	1	1	1	0	1	1	1	0	 <p>7400 Quad 2 input NAND Gates</p>
A	B	Y															
0	0	1															
0	1	1															
1	0	1															
1	1	0															

NOR gate:

Symbol	Truth table	IC diagram															
 $Y = \overline{A + B}$	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>Y</th></tr> </thead> <tbody> <tr> <td>0</td><td>0</td><td>1</td></tr> <tr> <td>0</td><td>1</td><td>0</td></tr> <tr> <td>1</td><td>0</td><td>0</td></tr> <tr> <td>1</td><td>1</td><td>0</td></tr> </tbody> </table>	A	B	Y	0	0	1	0	1	0	1	0	0	1	1	0	 <p>7402 Quad 2 input NOR Gates</p>
A	B	Y															
0	0	1															
0	1	0															
1	0	0															
1	1	0															

XOR gate:

Symbol	Truth table	IC diagram															
 $Y = A \oplus B$	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>Y</th></tr> </thead> <tbody> <tr> <td>0</td><td>0</td><td>0</td></tr> <tr> <td>0</td><td>1</td><td>1</td></tr> <tr> <td>1</td><td>0</td><td>1</td></tr> <tr> <td>1</td><td>1</td><td>0</td></tr> </tbody> </table>	A	B	Y	0	0	0	0	1	1	1	0	1	1	1	0	 <p>7486 Quad 2 input XOR Gates</p>
A	B	Y															
0	0	0															
0	1	1															
1	0	1															
1	1	0															

Results:

AND gate:

A	B	Y	Simulation result
0	0	0	0
0	1	0	0
1	0	0	0
1	1	1	1




Figure: Verification of AND gate

OR gate:

A	B	Y	Simulation result
0	0	0	0
0	1	1	1
1	0	1	1
1	1	1	1




Figure: Verification of OR gate

NOT gate:

A	Y	Simulation result
0	1	1
1	0	0




Figure: Verification of NOT gate

NAND gate:

A	B	Y	Simulation result
0	0	1	1
0	1	1	1
1	0	1	1
1	1	0	0




Figure: Verification of NAND gate

NOR gate:

A	B	Y	Simulation result
0	0	1	1
0	1	0	0
1	0	0	0
1	1	0	0




Figure: Verification of NOR gate

XOR gate:

A	B	Y	Simulation result
0	0	0	0
0	1	1	1
1	0	1	1
1	1	0	0




Figure: Verification of XOR gate

Inference:

The truth tables of all the logic gates are verified through multisim online simulator successfully.

Student signature:

S. P Ashvath

Marks:

Faculty signature:

Exp no:2	Title: Realization of logic circuits with Boolean expressions
Date: 02-09-2021	

Aim:

To realize the logic circuits and verify the output for the following Boolean expressions

(i) $Y = (A+B)'C$

(ii) $Y = (A+B)(C+D)$

Required tools:

Multisim online circuit simulator

Theory:

Boolean algebra as the calculus of two values is fundamental to computer circuits, computer programming, and mathematical logic, and is also used in other areas of mathematics. The most common computer architectures use ordered sequences of Boolean values, called bits, of 32 or 64 values. When programming in machine code, assembly language, and certain other programming languages, programmers work with the low-level digital structure of the data registers. These registers operate on voltages, where zero volts represent Boolean 0, and a reference voltage (often +5 V, +3.3 V, +1.8 V) represents Boolean 1. Such languages support both numeric operations and logical operations. Boolean algebra reduces the circuit complexity by utilizing Boolean properties and hence a complicated expression can be realized with simple circuit. As the number of logic gates used in the circuit are reduced, the power consumption is also less which is a desirable requirement in the electronics world.

Results:

Comparison of theoretical results with simulation results for $Y = (A+B)'C$

A	B	C	A+B	(A+B)'	$Y = (A+B)'C$	Simulation result
0	0	0	0	1	0	0
0	0	1	0	1	1	1
0	1	0	1	0	0	0
0	1	1	1	0	0	0
1	0	0	1	0	0	0
1	0	1	1	0	0	0
1	1	0	1	0	0	0
1	1	1	1	0	0	0




Figure: Logic circuit realization of $(A+B)'C$

Comparison of theoretical results with simulation results for $Y = (A+B)(C+D)$

A	B	C	D	A+B	C+D	$Y = (A+B)(C+D)$	Simulation result
0	0	0	0	0	0	0	0
0	0	0	1	0	1	0	0
0	0	1	0	0	1	0	0
0	0	1	1	0	1	0	0
0	1	0	0	1	0	0	0
0	1	0	1	1	1	1	1
0	1	1	0	1	1	1	1
0	1	1	1	1	1	1	1
1	0	0	0	1	0	0	0
1	0	0	1	1	1	1	1
1	0	1	0	1	1	1	1
1	0	1	1	1	1	1	1
1	1	0	0	1	0	0	0
1	1	0	1	1	1	1	1
1	1	1	0	1	1	1	1
1	1	1	1	1	1	1	1





Figure: Logic circuit realization of $(A+B)(C+D)$

Inference:

The truth tables of two Boolean expressions are verified through multisim online simulator successfully.

<p>Student signature:</p> 	<p>Marks:</p> <p>Faculty signature:</p>
---	--

Exp no:3	Realization of half-adder and full-adder logic circuits
Date: 23-09-2021	

Aim:

To realize the half-adder and full-adder logic circuits and verify the simulation output with theoretical results.

Required tools:

Multisim online circuit simulator

Theory:


Half-Adder:

A combinational logic circuit that performs the addition of two data bits, A and B, is called a half-adder. The addition will result in two output bits; one of which is the sum bit, S, and the other is the carry bit, C_{in} . The Boolean functions describing the half-adder are:

$$S = A \oplus B$$

$$C_{in} = AB$$

Logic Diagram:




Full-Adder:

A combinational logic circuit that adds three data bits, A, B, and C is called a full-adder. The Boolean functions describing the full-adder are:

$$S = A \oplus B \oplus C$$

$$C_{in} = C(A \oplus B) + AB$$

Logic Diagram:



Results:

Comparison of theoretical results with simulation results for Half Adder

A	B	Theoretical result according to the expression		Simulation result	
		SUM	CARRY	SUM	CARRY
0	0	0	0	0	0
0	1	1	0	1	0
1	0	1	0	1	0
1	1	0	1	0	1




Figure: Logic circuit realization of Half-adder

Comparison of theoretical results with simulation results for Full Adder

A	B	C	Theoretical result according to the expression		Simulation result	
			SUM	CARRY	SUM	CARRY
0	0	0	0	0	0	0
0	0	1	1	0	1	0
0	1	0	1	0	1	0
0	1	1	0	1	0	1
1	0	0	1	0	1	0
1	0	1	0	1	0	1
1	1	0	0	1	0	1
1	1	1	1	1	1	1




Figure: Logic circuit realization of full-adder

Inference:

The theoretical and simulation results of the truth table of half-adder and full-adder are in good agreement and verified successfully through multisim online simulator.

Student signature:

S.P. Ashvath

Marks:

Faculty signature:

Exp no:4	Series and parallel connection
Date: 04-11-2021	

Aim:

To study the properties of series and parallel connection.

Required tools:

LTspice software tool

Theory:


Series Circuit:

In a series circuit, the components are connected end-to-end in a line to form a single path through which current can flow. The defining characteristic of a series circuit is that there is only one path for current to flow.

$$\text{Total Resistance, } R_T = R_1 + R_2 + R_3$$

$$\text{Total Current, } I_T = [V_S / (R_1 + R_2 + R_3)]$$

Circuit Diagram:




Parallel Circuit:

In a parallel circuit, all components are connected across each other's leads. There are many paths for current flow, but only one voltage across all components. The defining characteristic of a parallel circuit is that all components are connected between the same set of electrically common points.

$$\text{Total Resistance, } (1/R_T) = [(1/R_1) + (1/R_2) + (1/R_3)]$$

$$\text{Total Current, } I_T = \{V_S / [(1/R_1) + (1/R_2) + (1/R_3)]\}$$

Circuit Diagram:



Procedure:

1. Draw the series and parallel circuits in the LT Spice schematic.
2. Apply the voltage and resistance values.
3. Label the nodes at appropriate places in the circuit.
4. Go to simulate tab and select edit simulation command
5. Select operating point analysis in the edit simulation command.
6. Run the simulation

<p>Student signature:</p> <p>S: P Ashvathi</p>	<p>Marks:</p> <p>Faculty signature:</p>
--	---

Exp no:5	Half wave rectifier and full wave rectifier
Date: 10-11-2021	

Aim:

1. To set up a half wave rectifier and to find the dc value of rectified voltage
2. To set up a full wave rectifier and to find the dc value of rectified voltage

Required tools:

LTspice software tool

Theory:

Half wave rectifier:

The half-wave rectifier circuit converts AC to pulsating DC. The name half-wave represents that it converts only one-half of the sinusoidal input.

$$V_{dc} = V_m / \pi$$

$$V_{rms} = V_m / 2$$

Circuit Diagram:




Fig: Half-wave rectifier




Fig: Half-wave rectifier with capacitor filter

Full wave rectifier:

The Full-wave rectifier circuit converts AC to pulsating DC. The name full-wave represents that it converts both halves of the sinusoidal input.

$$V_{dc} = 2V_m / \pi$$

$$V_{rms} = V_m / \sqrt{2}$$

Circuit Diagram:




Fig: Full-wave rectifier




Fig: Full-wave rectifier with capacitor filter

Procedure:

1. Draw the circuit in LTspice schematic as shown in the circuit diagram for each rectifier circuit with and without rectifier.
2. Apply values to all the elements in the circuit.
3. Go to simulate tab, select tab edit simulation command, select transient analysis since we have to observe the waveform with respect to time.
4. Select the step time according to the frequency of input waveform.
5. Run the simulation.
6. Observe the input and output waveforms.
7. Calculate the V_m value by attaching the cursor to output waveform.
8. Calculate the V_{dc} , V_{rms} , ripple factor for Half wave and Full wave rectifier.

Model graph:




Fig: Input Waveform




Fig: HWR ouput without filter




Fig: HWR ouput with filter




Fig: FWR ouput without filter




Fig: FWR ouput with filter

Calculations:

For Half wave rectifier:

$V_m = 11.3\text{V}$ (From simulated output of HWR)

$V_{dc} = V_m / \pi = 11.3 / 3.1415 = \underline{3.596\text{ V}}$

$V_{rms} = V_m / 2 = 11.3 / 2 = \underline{5.65\text{ V}}$

Ripple factor $= \sqrt{\left(\frac{V_{rms}}{V_{dc}}\right)^2 - 1} = \sqrt{\left(\frac{5.65}{3.596}\right)^2 - 1} = \sqrt{2.468 - 1} = \sqrt{1.468} = \underline{1.21}$

For Full wave rectifier:

$V_m = 11.3\text{V}$ (From simulated output of FWR)

$V_{dc} = 2V_m / \pi = 2 \times 11.3 / 3.1415 = \underline{7.192\text{ V}}$

$V_{rms} = V_m / \sqrt{2} = \underline{7.99\text{ V}}$

Ripple factor $= \sqrt{\left(\frac{V_{rms}}{V_{dc}}\right)^2 - 1} = \sqrt{\left(\frac{7.99}{7.192}\right)^2 - 1} = \sqrt{1.23 - 1} = \sqrt{0.23} = \underline{0.48}$

Comparison of theoretical with simulated values:

	Theoretical value	Simulated value
Ripple factor for HWR	1.21	1.21
Ripple factor for FWR	0.48	0.48

Result:

The half-wave and full-wave rectified outputs are simulated successfully.

Inferences:

1. The theoretical value of ripple factor for half-wave rectifier is same as simulated value
2. The theoretical value of ripple factor for full-wave rectifier is same as simulated value
3. The amplitude of the rectified output is reduced when the capacitor is connected to the resistor. Hence the ripple factor can be reduced with a filter.

Student signature:



Marks:

Faculty signature: