Exp no:1	Title: Verification of truth table of logic gates
Date:	
26-08-2021	

Aim:


This experiment will examine the operation of the OR, AND, NOT, NAND, NOR and XOR logic gates and compare the expected outputs to the truth tables using simulation results.

Required tools:


Multisim online circuit simulator

Theory:


AND gate:




OR gate:




NOT gate:




NAND gate:



NOR gate:



XOR gate:



Results:

AND gate:

A	В	Y	Simulation
			result
0	0	0	0
0	1	0	0
1	0	0	0
1	1	1	1




Figure: Verification of AND gate

OR gate:

A	В	Y	Simulation
			result
0	0	0	0
0	1	1	1
1	0	1	1
1	1	1	1




Figure: Verification of OR gate

NOT gate:

	A	Y	Simulation result	
	0	1	1	
	1	0	0	
	NOT Gate Name:Ashvath			
	Reg	no:21620		
A 1	U	1 Outpu	d Lo IO1	<u>\(\)</u> 101

Figure: Verification of NOT gate

NAND gate:

A	В	Y	Simulation
			result
0	0	1	1
0	1	1	1
1	0	1	1
1	1	0	0




Figure: Verification of NAND gate

NOR gate:

A	В	Y	Simulation
			result
0	0	1	1
0	1	0	0
1	0	0	0
1	1	0	0




Figure: Verification of NOR gate

XOR gate:

A	В	Y	Simulation result
0	0	0	0
0	1	1	1
1	0	1	1
1	1	0	0




Figure: Verification of XOR gate

Inference:

The truth tables of all the logic gates are verified through multisim online simulator successfully.

Student signature:	Marks:
Siphenvatti	Faculty signature: