
Begin from AMAT.

# **Question: Who Cares About the Memory Hierarchy?**



#### What is a cache?

- Small, fast storage used to improve average access time to slow memory.
- Exploits spacial and temporal locality
- In computer architecture, almost everything is a cache!

Registers a cache on variables

First-level cache a cache on second-level cache


Second-level cache a cache on memory

Memory a cache on disk (virtual memory)

TLB a cache on page table

1/24/01


Branch-prediction a cache on prediction information?



(Review)

### **Example: 1 KB Direct Mapped Cache**


- For a 2 \*\* N byte cache:
- The uppermost (32 N) bits are always the Cache Tag
- The lowest M bits are the Byte Select (Block Size = 2 \*\* M)



1/24/01 CS252/Kubiatowic: Lec 3.0




- N-way set associative: N entries for each Cache Index
  - N direct mapped caches operates in parallel
- Example: Two-way set associative cache
- Cache Index selects a "set" from the cache
  - The two tags in the set are compared to the input in parallel
- Data is selected based on the tag result



## Disadvantage of Set Associative Cache

- N-way Set Associative Cache versus Direct Mapped Cache:
  - N comparators vs. 1
- Extra MUX delay for the data
- Data comes AFTER Hit/Miss decision and set selection
- In a direct mapped cache, Cache Block is available BEFORE Hit/Miss:
  - Possible to assume a hit and continue. Recover later if miss.



#### **Review: Cache performance**

• Miss-oriented Approach to Memory Access:

$$CPU time = IC \times \left( CPI_{Execution} + \frac{MemAccess}{Inst} \times MissRate \times MissPenalty \right) \times \underbrace{CycleTime}_{CPU time} + \underbrace{\frac{MemMisses}{Inst}}_{Execution} \times MissPenalty \times CycleTime$$

$$CPU time = IC \times \left( CPI_{Execution} + \frac{MemMisses}{Inst} \times MissPenalty \right) \times CycleTime$$

$$CPIExecution includes ALU and Memory instructions$$

- Separating out Memory component entirely
  - **AMAT = Average Memory Access Time**
  - **CPIALUOps does not include memory instructions**

$$CPUtime = IC \times \left(\frac{AluOps}{Inst} \times CPI_{AluOps} + \frac{MemAccess}{Inst} \times AMAT\right) \times CycleTime$$

$$AMAT = HitTime + MissRate \times MissPenalty$$

$$= \left(HitTime_{Inst} + MissRate_{Inst} \times MissPenalty_{Inst}\right) + \left(HitTime_{Data} + MissRate_{Data} \times MissPenalty_{Data}\right)$$

CS252/Kubiatowicz Lec 3.0