Key words: Tomasnlo. Branch predictor

Review Tomasulo

• Reservations stations: *implicit register renaming* to larger set of registers + buffering source operands

Prevents registers as bottleneck

Avoids WAR, WAW hazards of Scoreboard

Allows loop unrolling in HW

- Not limited to basic blocks (integer units gets ahead, beyond branches)
- Today, helps cache misses as well
 - Don't stall for L1 Data cache miss (insufficient ILP for L2 miss?)
- Lasting Contributions
 - Dynamic scheduling
 - Register renaming
 - Load/store disambiguation
- 360/91 descendants are Pentium III; PowerPC 604; MIPS R10000; HP-PA 8000; Alpha 21264

Tomasulo Algorithm and Branch Prediction

• 360/91 predicted branches, but did not speculate: pipeline stopped until the branch was resolved

No speculation; only instructions that can complete

Speculation with Reorder Buffer allows execution past branch, and then discard if branch fails

just need to hold instructions in buffer until branch can commit

Case for Branch Prediction when Issue N instructions per clock cycle

- 1. Branches will arrive up to *n* times faster in an *n*-issue processor
- 2. Amdahl's Law => relative impact of the control stalls will be larger with the lower potential CPI in an *n*-issue processor

7 Branch Prediction Schemes

- 0/1 • 1-bit Branch-Prediction Buffer
- 00/01/10/11 2-bit Branch-Prediction Buffer
- Correlating Branch Prediction Buffer
- Tournament Branch Predictor
- Branch Target Buffer
- Integrated Instruction Fetch Units
- Return Address Predictors


Dynamic Branch Prediction

- Performance = f(accuracy, cost of misprediction)
- Branch History Table: Lower bits of PC address index table of 1-bit values
 - Says whether or not branch taken last time No address check (saves HW, but may not be right branch)
- Problem: in a loop, 1-bit BHT will cause
- 2 mispredictions (avg is 9 iterations before exit):
 - End of loop case, when it exits instead of looping as before
- First time through loop on next time through code, when it predicts exit instead of looping
- Only 80% accuracy even if loop 90% of the time

Dynamic Branch Prediction

(Jim Smith, 1981)

Solution: 2-bit scheme where change prediction only if get misprediction *twice*: (Figure 3.7, p. 249)




- Adds *hysteresis* to decision making process

Correlating Branches

Idea: taken/not taken of recently executed branches is related to behavior of next branch (as well as the history of that branch behavior)

> Then behavior of recent branches selects between, say, 4 predictions of next branch, updating just that prediction

• (2,2) predictor: 2-bit global, 2-bit local



3/23/01

Predicated Execution

 Avoid branch prediction by turning branches into conditionally executed instructions:

if (x) then A = B op C else NOP

If false, then neither store result nor cause exception Expanded ISA of Alpha, MIPS, PowerPC, SPARC have conditional move; PA-RISC can annul any following instr.


IA-64: 64 1-bit condition fields selected so conditional execution of any instruction This transformation is called "if-conversion"

Drawbacks to conditional instructions

Still takes a clock even if "annulled"

Stall if condition evaluated late

Complex conditions reduce effectiveness; condition becomes known late in pipeline



Tournament Predictors

- Motivation for correlating branch predictors is 2-bit predictor failed on important branches; by adding global information, performance improved
- Tournament predictors: use 2 predictors, 1 based on global information and 1 based on local information, and combine with a selector
- Hopes to select right predictor for right branch