


Lab 1: Ping-Pong Counter

September 29, 2016


Design Concepts

- Priority of Determination: $\text{rst_n} > \text{hold} > \text{filp}$
(That is to say, if $\text{rst_n} == 0$, no matter what hold and filp is, output still maintain initial value.)
- Four states : Initialize, Pause, Count up and Count down.
- Use behavioral modeling to build on architecture and data flow modeling to output result.
- Flow chart:



Stimulation Patterns

➤ Full Stimulation Patterns



Enviroment: Vivado 2016.2

➤ Variation Region

Three variable: rst_n, filp, hold. Two condition: fit with clk or asynthesize.
(asynthesize means signal will change before or later the posedge clk)

Variation of Input signals are showed on below form:

synthesize			asynthesize		
rst_n	filp	hold	rst_n	filp	Hold
0	0	0	0	0	0
1	1	0	1	1	0
1	0	1	1	0	1
0	1	0	0	1	0
0	0	1	0	0	1
1	1	1	1	1	1

Because there are too many variations, so I will show each patterns briefly during demo if needs.

➤ Ping-Pong Counting

