

GENERATE VERILOG CODE FOR FULL ADDER.

SOLUTION:-





→ VERILOG CODE GENERATED BY HDL CODER:-

// File Name: hdlsrc/FULLADDER/Subsystem.v
// Created: 2023-03-14 09:12:28
//
// Generated by MATLAB 9.13 and HDL Coder 4.0
//
//
//
// Rate and Clocking Details
//
// Model base rate: 0
// Target subsystem base rate: inf
//
//
//

```
//
// Module: Subsystem
// Source Path: FULLADDER/Subsystem
// Hierarchy Level: 0
//
`timescale 1 ns / 1 ns
module Subsystem
     (A,
     В,
     C_in,
     SUM,
     CARRY);
 input A;
input B;
input C_in;
output SUM;
output CARRY;
wire XOR_out1;
wire XOR1_out1;
wire AND_out1;
wire AND1_out1;
wire OR_out1;
 assign XOR_out1 = A ^ B;
 assign XOR1_out1 = XOR_out1 ^ C_in;
 assign SUM = XOR1_out1;
 assign AND_out1 = XOR_out1 & C_in;
 assign AND1_out1 = A & B;
 assign OR_out1 = AND_out1 | AND1_out1;
 assign CARRY = OR_out1;
```

endmodule // Subsystem

```
HDL Code

← → Subsystem.v ▼ Q Search


1 // ------
2 //
   // File Name: hdlsrc/FULLADDER/Subsystem.v
4
  // Created: 2023-03-14 09:12:28
5
6
  // Generated by MATLAB 9.13 and HDL Coder 4.0
7 //
   //
9 // -- ------
   // -- Rate and Clocking Details
   // -- -----
   // Model base rate: 0
   // Target subsystem base rate: inf
14
   // -----
   // -----
18
19 //
   // Module: Subsystem
21 // Source Path: FULLADDER/Subsystem
22 // Hierarchy Level: θ
24 // -----
   `timescale 1 ns / 1 ns
28 - module Subsystem
29 (A,
         C_in,
          SUM,
          CARRY);
34
   input A;
    input B;
   input C_in;
   output semetivate Windows
40
    output CARRYO Settings to activate Windows.
```


```
HDL Code


← → Subsystem.v ▼ Q Search

21 // Source Path: FULLADDER/Subsystem
   // Hierarchy Level: Θ
   //
   // -----
24
   `timescale 1 ns / 1 ns
28 🖃 module Subsystem
         (A,
            В,
              C in,
              SUM,
              CARRY);
      input A;
      input B;
     input C_in;
     output SUM;
     output CARRY;
41
42
43
     wire XOR_out1;
44
     wire XOR1_out1;
     wire AND_out1;
46
     wire AND1_out1;
     wire OR_out1;
47
48
     assign XOR_out1 = A ^ B;
      assign XOR1_out1 = XOR_out1 ^ C_in;
54
      assign SUM = XOR1 out1;
             Activate Windows
      assign AND out15-tXOR out1 & Cuine Windows.
```

```
HDL Code
        Subsystem.v ▼ Q Search
       input
              В;
       input
              C in;
      output SUM;
      output CARRY;
42
43
      wire XOR out1;
44
      wire XOR1_out1;
      wire AND outl;
      wire AND1_out1;
47
      wire OR_out1;
48
49
      assign XOR_out1 = A ^ B;
54
      assign XOR1 out1 = XOR out1 ^ C in;
      assign SUM = XOR1 out1;
      assign AND_out1 = XOR_out1 & C_in;
64
      assign AND1_out1 = A & B;
      assign OR_out1 = AND_out1 | AND1_out1;
      assign CARRY = OR_out1;
74
     endmodule // Subsystem
               Activate Windows
               Go to Settings to activate Windows.
```









. Generate VHDL code for Fulladder.

Solution:-






→VHDL CODE GENERATED BY HDL CODER OF MATLAB SIMULINK:-

File Name: hdlsrc/FULLADDER/Subsystem.vhd
Created: 2023-03-14 09:32:36
Generated by MATLAB 9.13 and HDL Coder 4.0

Rate and Clocking Details
Model base rate: 0
Target subsystem base rate: inf
Module: Subsystem
Source Path: FULLADDER/Subsystem
Hierarchy Level: 0
LIBRARY IEEE;
LISE IEEE std. logic 1164 ALL:

```
USE IEEE.numeric_std.ALL;
ENTITY Subsystem IS
 PORT( A
                     : IN std_logic;
   В
                  : IN std_logic;
   C_in
                   : IN std_logic;
                    : OUT std_logic;
   SUM
   CARRY
                     : OUT std_logic
   );
END Subsystem;
ARCHITECTURE rtl OF Subsystem IS
```

```
-- Signals
SIGNAL XOR_out1
                    : std_logic;
SIGNAL XOR1_out1
                           : std_logic;
SIGNAL AND_out1
                           : std_logic;
SIGNAL AND1_out1
                           : std_logic;
SIGNAL OR_out1
                      : std_logic;
BEGIN
XOR_out1 <= A XOR B;</pre>
XOR1_out1 <= XOR_out1 XOR C_in;</pre>
AND_out1 <= XOR_out1 AND C_in;
AND1_out1 <= A AND B;
OR_out1 <= AND_out1 OR AND1_out1;
SUM <= XOR1_out1;
CARRY <= OR_out1;
END rtl;
```



```
HDL Code

← → Subsystem.vhd (0) ▼ Q Search

                                                                                         ×
Highlighting: lines modified in last build
                                                                             1/1 < >
25 LIBRARY IEEE;
26 USE IEEE.std_logic_1164.ALL;
27 USE IEEE.numeric_std.ALL;
29 ENTITY Subsystem IS
                                        : IN std_logic;
30 PORT( A
                                         : IN std_logic;
          В
                                         : IN std_logic;
          C_in
                                        : OUT std_logic;
          SUM
                                        : OUT std_logic
34
           CARRY
           );
36 END Subsystem;
39 	☐ ARCHITECTURE rtl OF Subsystem IS
41
      -- Signals
                                        : std_logic;
42
     SIGNAL XOR out1
43
     SIGNAL XOR1_out1
                                        : std_logic;
44
                                        : std_logic;
     SIGNAL AND out1
     SIGNAL AND1_out1
45
                                        : std_logic;
     SIGNAL OR_out1
                                        : std_logic;
47
48 BEGIN
49  XOR_out1 <= A XOR B;</pre>
51     XOR1_out1 <= XOR_out1 XOR C_in;</pre>
53 AND out1 <= XOR out1 AND C in;
54
     AND1_out1 <= A AND B;
     OR_out1 <= AND_out1 OR AND1_out1;
     SUM <= XOR1_out1;
     CARRY <= OR_out1;
                                                     Activate Windows
                                                     Go to Settings to activate Windows.
63 END rtl;
                                                                             Ln 33 Col 37
```

1000/