

2022/11/28

實驗十

條件跳躍指令

姓名:張銀軒 學號:00957050

班級:資工3A

E-mail: 00957050@mail.ntou.edu.tw

注意

- 1. 繳交時一律轉 PDF 檔
- 2. 繳交期限為 上完課後 當週五晚上 12 點前
- 3. 一人繳交一份
- 4. 檔名:學號_HW?.pdf 檔名請按照作業檔名格 式進行填寫


● 實驗說明:

- 1. 如圖所示,設計一個架構實現條件跳躍指令
- 2. 輸入: clk, reset
- 3. 輸出: w_q[7:0]

請務必按照規定的 input 及 output 來做

請建一個 MPLAB 專案,打入下方給的組合語言 code, BUILD 並生成 HEX 檔,再將 HEX 轉成 Program_Rom,模擬結果請參考下方的圖


● 系統硬體架構方塊圖(接線圖):



架構圖

```
#include
           <pl>pl6Lf1826.inc>
                                ; Include file locate at defu
           equ 0x25
temp
           equ 0x24
templ
           Program start
                   0 \times 00
                               ; reset vector
           org
           movlw 03
                                   ; w=3
           movwf temp
                                   ;ram[25]=3
           movlw 01
                                   ;w=1;
           movwf templ
                                   ;ram[24]=1
loop
           incf templ,1
                                   ;ram[24]++
           decfsz temp,1
                                   ;if(ram[25]!=0)ram[25]--
           goto loop
                                   ;goto前兩行程式位址
           movf temp1,0
                                   ;w=ram[24]
                                   ;ram[24]=0;
           bcf temp1,2
           bsf temp,3
                                   ;ram[25]=8;
           btfsc temp, 3
           btfss temp, 3
            movf temp1,0
            movf temp, 0
            goto $
                                    ;stop
            end
```

組合語言



模擬結果

● 系統架構程式碼、測試資料程式碼與程式碼說明 截圖請善用 win+shift+S

```
1 module Program_Rom(
       output logic [13:0] Rom_data_out,
       input [10:0] Rom_addr_in
       logic [13:0] data;
          begin
               case (Rom_addr_in)
                   10'h0 : data = 14'h3003;
                   10'h1 : data = 14'h00A5;
                   10'h2 : data = 14'h3001;
                   10'h3 : data = 14'h00A4;
                   10'h4 : data = 14'h0AA4;
                   10'h5 : data = 14'h0BA5;
                  10'h6 : data = 14'h2804;
                  10'h7 : data = 14'h0824;
                  10'h8 : data = 14'h1124;
                  10'h9 : data = 14'h15A5;
                  10'ha : data = 14'h19A5;
                  10'hb : data = 14'h1DA5;
                  10'hc : data = 14'h0824;
                  10'hd : data = 14'h0825;
                  10'he : data = 14'h280E;
                   10'hf : data = 14'h3400;
                   10'h10 : data = 14'h3400;
                   default: data = 14'h0;
        assign Rom_data_out = data;
33 endmodule
```

```
module single_port_ram_128x8(
    input [7:0]data,
    input [6:0]addr,
    input ram_en,
    input clk,
    output logic [7:0] ram_out

7 );

8    // Declare the RAM variable
    //reg [DATA_WIDTH-1:0] ram[2**ADDR_WIDTH-1:0];
10    logic [7:0] ram[127:0];

11    always_ff @(posedge clk)
13    begin
14    // Write
15    if (ram_en)
16     ram[addr] <= data;
17    end
18
19    // Continuous assignment implies read returns NEW data.
20    // This is the natural behavior of the TriMatrix memory
21    // blocks in Single Port mode.
22
23    assign ram_out = ram[addr];
24    endmodule
25
26</pre>
```

```
1 module ALU (
       input [3:0] op,
       input [7:0] w_q, mux1_out,
       output logic [7:0] alu_q
4
5 );
6 always_comb
7 begin
       case(op)
8
9
           0: alu q = mux1 out + w q;
10
           1: alu_q = mux1_out - w_q;
11
           2: alu_q = mux1_out & w_q;
           3: alu_q = mux1_out | w_q;
12
           4: alu_q = mux1_out ^ w_q; //XOR
13
           5: alu_q = mux1_out;
14
           6: alu_q = mux1_out + 1;
15
           7: alu_q = mux1_out - 1;
16
           8: alu_q = 0;
17
           9: alu_q = ~mux1_out;
18
           default: alu_q = mux1_out + w_q;
19
       endcase
20
21 end
22
23 endmodule
```

```
1 module cpu (
       input clk,
       input reset,
       output logic [7:0] w_q
      logic [13:0] rom_q, ir_q;
      logic [10:0] pc_next, pc_q, mar_q;
      logic load_pc, load_mar, load_ir, reset_ir, load_w, sel_pc, ram_en, sel_alu, d, sel_bus;
      logic [3:0] ps,ns;
      logic [7:0] alu_q, ram_out, mux1_out, databus, bcf_mux, bsf_mux, ram_mux;
      logic [3:0] op;
      logic [5:0] opcode;
      logic [2:0] sel_bit;
      logic [1:0] sel_ram_mux;
      always_comb begin
           if(sel_pc) begin
               pc_next = ir_q;
           end
           else begin
               pc_next = pc_q + 1;
      end
       always_ff @( posedge clk ) begin
           if(reset)
              pc_q <= 0;
           else if(load_pc)
               pc_q <= pc_next;</pre>
       always_ff @( posedge clk ) begin
           if(load_mar)
               mar_q <= pc_q;</pre>
      end
       Program_Rom ROM_1(
           .Rom_addr_in(mar_q),
           .Rom_data_out(rom_q)
       always_ff @( posedge clk ) begin
           if(reset)
               ir_q <= 0;
           else if(load_ir)
               ir_q <= rom_q;</pre>
```

```
end
single_port_ram_128x8 single_port_ram_128x8_1(
    .data(databus),
    .addr(ir_q[6:0]),
    .ram_en(ram_en),
    .clk(clk),
    .ram_out(ram_out)
assign sel_bit = ir_q[9:7];
//BCF mux
always_comb begin
    case (sel_bit)
        3'b000: bcf_mux = ram_out & 8'b1111_1110;
        3'b001: bcf_mux = ram_out & 8'b1111_1101;
        3'b010: bcf_mux = ram_out & 8'b1111_1011;
        3'b011: bcf mux = ram out & 8'b1111 0111;
        3'b100: bcf_mux = ram_out & 8'b1110_1111;
        3'b101: bcf_mux = ram_out & 8'b1101_1111;
        3'b110: bcf_mux = ram_out & 8'b1011_1111;
        3'b111: bcf_mux = ram_out & 8'b0111_1111;
    endcase
end
always_comb begin
   case (sel_bit)
        3'b000: bsf_mux = ram_out | 8'b0000_0001;
        3'b001: bsf_mux = ram_out | 8'b0000_0010;
        3'b010: bsf_mux = ram_out | 8'b0000_0100;
       3'b011: bsf_mux = ram_out | 8'b0000_1000;
        3'b100: bsf_mux = ram_out | 8'b0001_0000;
        3'b101: bsf_mux = ram_out | 8'b0010_0000;
        3'b110: bsf_mux = ram_out | 8'b0100_0000;
        3'b111: bsf_mux = ram_out | 8'b1000_0000;
end
always_comb begin
    case (sel_ram_mux)
        0: ram_mux = ram_out;
        1: ram_mux = bcf_mux;
        2: ram mux = bsf mux;
    endcase
end
```

```
always_comb begin
    if(sel_alu) begin
        mux1_out = ram_mux;
    else begin
        mux1_out = ir_q;
assign d = ir_q[7];
assign MOVLW = (ir_q[13:8] = 6'h30);
assign ADDLW = (ir_q[13:8]==6'h3E);
assign IORLW = (ir_q[13:8] == 6'h38);
assign ANDLW = (ir_q[13:8]==6'h39);
assign SUBLW = (ir_q[13:8]==6'h3C);
assign XORLW = (ir_q[13:8]==6'h3A);
assign ADDWF = (ir_q[13:8]==6'h07);
assign ANDWF = (ir_q[13:8]==6'h05);
assign CLRF = (ir_q[13:8] == 6'h01 \&\& d == 1);
assign CLRW = (ir_q[13:4]==10'h010 \&\& ir_q[3:2]==2'h0);
assign COMF = (ir_q[13:8] = 6'h09);
assign DECF = (ir_q[13:8]==6'h03);
assign GOTO = (ir_q[13:11]==3'b101);
assign INCF = (ir_q[13:8]==6'h0A);
assign IORWF = (ir_q[13:8]==6'h04);
assign MOVF = (ir_q[13:8] = 6'h08);
assign MOVWF = (ir_q[13:8]==6'h00 \&\& ir_q[7]==1'b1);
assign SUBWF = (ir_q[13:8]==6'h02);
assign XORWF = (ir_q[13:8]==6'h06);
         BCF = (ir_q[13:12]==2'b01 \&\& ir_q[11:10]==2'b00);
assign
          BSF = (ir_q[13:12]==2'b01 \&\& ir_q[11:10]==2'b01);
assign BTFSC = (ir_q[13:12]==2'b01 && ir_q[11:10]==2'b10);
assign BTFSS = (ir_q[13:12]==2'b01 && ir_q[11:10]==2'b11);
assign DECFSZ = (ir_q[13:8]==6'h0B);
assign INCFSZ = (ir_q[13:8]==6'h0F);
assign btfsc_skip_bit = (ram_out[ir_q[9:7]]==0);
assign btfss skip bit = (ram out[ir q[9:7]]==1);
assign btfsc_btfss_skip_bit = (BTFSC&btfsc_skip_bit) |
                              (BTFSS&btfss_skip_bit);
ALU ALU_1(
    .op(op),
    .w_q(w_q)
    .mux1_out(mux1_out),
    .alu_q(alu_q)
```

```
assign aluout_zero = (alu_q == 0);
always_ff @( posedge clk ) begin
    if(load_w)
        w_q <= alu_q;</pre>
always_comb begin
    if(sel_bus) begin
        databus = w_q;
    else begin
        databus = alu_q;
//controller
parameter T0 = 0;
parameter T1 = 1;
parameter T3 = 3;
parameter T4 = 4;
always_ff @( posedge clk ) begin
    if(reset) ps <= 0;</pre>
    else ps <= ns;</pre>
always_comb begin
    sel_alu = 0;
    sel_pc = 0;
    load_mar = 0;
    load pc = 0;
    reset_ir = 1;
    load_ir = 0;
    load_w = 0;
    ram_en=0;
    op =0;
    sel_ram_mux = 0;
    sel_bus = 0;
    ns=0;
    case(ps)
        T0: begin
            ns = T1;
```

```
T1: begin
    load_mar = 1;
    load_pc = 0;
    reset_ir = 0;
    load_ir = 0;
    load_w = 0;
T2: begin
    sel_pc = 0;
    load_mar = 0;
   load_pc = 1;
   reset_ir = 0;
   load_ir = 0;
   load_w = 0;
    ns = T3;
T3: begin
    load_mar = 0;
   load_pc = 0;
    reset_ir = 0;
    load_ir = 1;
    load_w = 0;
    ns = T4;
T4: begin
    load_mar = 0;
    load_pc = 0;
    reset_ir = 0;
    load_ir = 0;
    if(MOVLW) begin
        sel_alu = 0;
        op = 5;
        load_w = 1;
    else if(ADDLW) begin
        sel_alu = 0;
        op = 0;
        load_w = 1;
    else if(IORLW) begin
        sel_alu = 0;
        op = 3;
        load_w = 1;
    else if(ANDLW) begin
       sel_alu = 0;
        op = 2;
        load_w = 1;
```

```
else if(SUBLW) begin
   sel_alu = 0;
   op = 1;
   load_w = 1;
else if(XORLW) begin
   sel_alu = 0;
   op = 4;
   load_w = 1;
else if(GOTO) begin
   sel_pc = 1;
   load_pc = 1;
else if(ADDWF) begin
   op = 0;
   sel_alu = 1;
   if(d) begin
       ram_en = 1;
   else begin
        load_w = 1;
else if(ANDWF) begin
   op = 2;
   sel_alu = 1;
   if(d) begin
       ram_en = 1;
   else begin
       load_w = 1;
end
else if(CLRF) begin
   op = 8;
   ram_en = 1;
else if(CLRW) begin
   op = 8;
   load_w = 1;
else if(COMF) begin
   op = 9;
   sel_alu = 1;
   ram_en = 1;
```

```
else if(DECF) begin
                         op = 7;
                         sel_alu = 1;
                         ram_en = 1;
                     end
                     else if(INCF) begin
                         op = 6;
                         sel_alu = 1;
                         if(d) begin
11
                             ram_en = 1;
12
                             sel_bus = 0;
13
                         end
14
                         else begin
15
                             load_w = 1;
                         end
17
                    end
                     else if(IORWF) begin
19
                         op = 3;
20
                         sel_alu = 1;
21
                         if(d) begin
                             ram_en = 1;
23
                             sel_bus = 0;
                         end
25
                         else begin
                             load_w = 1;
27
                         end
28
                    end
                     else if(MOVF) begin
                         op = 5;
                         sel_alu = 1;
32
                         if(d) begin
                             ram_en = 1;
                             sel_bus = 0;
                         end
                         else begin
                             load_w = 1;
                         end
                     end
                     else if(MOVWF) begin
41
                         ram_en = 1;
42
                         sel_bus = 1;
                     end
                     else if(SUBWF) begin
                         op = 1;
                         sel_alu = 1;
                         if(d) begin
                             ram_en = 1;
                             sel_bus = 0;
                         end
```


• • •

```
51
                         else begin
52
                             load w = 1;
53
                         end
54
                     end
                     else if(XORWF) begin
56
                         op = 4;
57
                         sel_alu = 1;
58
                         if(d) begin
                             ram_en = 1;
                             sel_bus = 0;
60
                         end
62
                         else begin
                             load_w = 1;
64
                         end
                     end
                     else if(BCF)begin
67
                         sel_alu = 1;
                         sel_ram_mux = 1;
                         op = 5;
70
                         sel bus = 0;
                         ram_en = 1;
71
72
                     end
73
                     else if(BSF)begin
74
                         sel_alu = 1;
75
                         sel_ram_mux = 2;
76
                         op = 5;
                         sel_bus = 0;
78
                         ram_en = 1;
79
                     else if(BTFSC || BTFSS)begin
81
                         if( btfsc_btfss_skip_bit )begin
82
                             load_pc = 1;
                             sel_pc = 0;
84
                         end
85
                     end
                     else if(DECFSZ)begin
87
                         sel alu = 1;
                         op = 7;
88
                         if(aluout_zero)begin
90
                             load_pc = 1;
91
                             sel_pc = 0;
92
                         end
93
                         if(d)begin
94
                             ram_en = 1;
95
96
                             sel_bus = 0;
                         end
98
                         else begin
99
                             load_w = 1;
100
                         end
```

```
101
                    end
102
                    else if(INCFSZ) begin
103
                        sel_alu = 1;
104
                        op = 6;
                        if(aluout_zero)begin
105
106
                            load_pc = 1;
107
                            sel_pc = 0;
108
                        end
109
                        if(d)begin
110
111
                            ram_en = 1;
112
                            sel bus = 0;
113
                        end
114
                        else begin
115
                            load_w = 1;
116
                        end
117
                    end
118
                    ns = T5;
119
                end
120
                T5: begin
121
                   ns = T6;
122
                end
                T6: begin
123
124
                ns = T1;
125
                end
126
           endcase
127 end
128 endmodule
```

```
logic clk,reset;
         logic [7:0] w_q;
         cpu cpu_test(
              .clk(clk),
              .reset(reset),
              .w_q(w_q)
        always #10 clk = ~clk;
         initial begin
             clk = 0; reset = 1;
             #20 reset = 0;
              #3200 $stop;
        end
  onerror {resume}
  quietly WaveActivateNextPane {} 0
  add wave -noupdate -divider {1128}
  add wave -noupdate -format Literal -radix decimal
                                                        /testbench/cpu test/clk
  add wave -noupdate -format Literal -radix decimal
                                                        /testbench/cpu_test/reset
 add wave -noupdate -format Literal -radix Hexadecimal
                                                            /testbench/cpu_test/w_q
  add wave -noupdate -format Literal -radix Hexadecimal
                                                            /testbench/cpu_test/single_port_ram_128x8_1/ram\[37\]
10 add wave -noupdate -format Literal -radix Hexadecimal
                                                            /testbench/cpu_test/single_port_ram_128x8_1/ram\[36\]
```

● 模擬結果與結果說明:



能夠成功執行從組合語言轉譯過來的 program_rom 指令(movlw 03=>w=3.....)

● 結論與心得:

這次的作業增加了很多指令,硬體架構也有蠻大的變化,幸好能夠以舊的程式碼進行修改,讓我不至於從頭去思考整個架構是如何運作,只需要修改部分的程式碼就好,雖然執行的過程中發現結果不對,但是在助教以及同學的協助下,發現到有腳位沒有給預設值,以及一個硬體架構忘記修改,最終也成功執行出正確的結果,感謝助教的耐心指導。