

## 2022/11/14

### 實驗八

### 暫存器定址

姓名:張銀軒 學號:00957050

班級:資工3A

E-mail: 00957050@mail.ntou.edu.tw

# 注意


- 1. 繳交時一律轉 PDF 檔
- 2. 繳交期限為 上完課後 當週五晚上 12 點前
- 3. 一人繳交一份
- 4. 檔名:學號\_HW?.pdf 檔名請按照作業檔名格 式進行填寫

#### ● 實驗說明:

- 1. 如圖所示,設計一個架構實現暫存器定址的指令
- 2. 輸入: clk, reset
- 3. 輸出:w q[7:0]

下方有附 Rom 的截圖,請務必按照規定的 input 及 output 來做

#### ● 系統硬體架構方塊圖(接線圖):



#### 架構圖

```
module Program_Rom(
     output logic [13:0] Rom_data_out,
input [10:0] Rom_addr_in
     logic [13:0] data;
     always_comb
          case (Rom_addr_in)
                11'h0: data = 14'h01A5;
11'h1: data = 14'h0103;
                                                       //CLRF
                                                                              ram[25]=0
                                                       //CLRW
                                                                              w=0
                11'h2: data = 14'h3006;
11'h3: data = 14'h07A5;
11'h4: data = 14'h3005;
                                                        //MOVLW 6
                                                        //ADDLW 0x25,1
                                                                              ram[25]=6
                                                        //MOVLW 5
                                                                              w=5
                           data = 14'h0725;
                                                        //ADDWF 0x25,0
                11'h6: data = 14'h3E02;
11'h7: data = 14'h05A5;
11'h8: data = 14'h03A5;
                                                        //ADDLW 2
                                                                              w=13
                                                        //ANDWF 0x25,1
                                                                              ram[25]=4
                                                       //DECF 0x25
//COMF 0x25
                                                                              ram[25]=3
                          data = 14'h280A;
                                                        //GOTO 8
                //這兩行為MPLAB清除暫存器的指令,不用管
11'hb: data = 14'h3400;
11'hc: data = 14'h3400;
                default:data = 14'h0;
           endcase
     assign Rom_data_out = data;
endmodule
```

Program\_Rom

● 系統架構程式碼、測試資料程式碼與程式碼說明(.sv 檔及.do 檔都要截圖) 截圖請善用 win+shift+S

```
1 module Program Rom (//1114 class lesson
       output logic [13:0] Rom data out,
       input [10:0] Rom addr in
   );
       logic [13:0] data;
       always comb begin
           case (Rom_addr_in)
               11'h0: data = 14'h01A5;
                                       //CLRF
                                                          ram[25]=0
               11'h1: data = 14'h0103;
                                        //CLRW
               11'h2: data = 14'h3006;
                                        //MOVLW 6
               11'h3: data = 14'h07A5;
                                        //ADDLW 0x25,1
11
                                                          ram[25] = 6
               11'h4: data = 14'h3005;
12
                                        //MOVLW 5
               11'h5: data = 14'h0725;
                                        //ADDWF 0x25,0
13
                                                          W = 11
               11'h6: data = 14'h3E02; //ADDLW 2
14
                                                          W = 13
               11'h7: data = 14'h05A5;
                                        //ANDWF 0x25,1
15
                                                          ram[25]=4
               11'h8: data = 14'h03A5;
                                        //DECF 0x25
                                                          ram[25]=3
17
               11'h9: data = 14'h09A5;
                                        //COMF 0x25
                                                          ram[25]=252
               11'ha: data = 14'h280A;
                                        //GOTO 8
18
               //MPLAB清除暫存器的指令
19
               11'hb: data = 14'h3400;
20
21
               11'hc: data = 14'h3400;
22
               default: data = 14'h0;
23
           endcase
24
       end
       assign Rom_data_out = data;
25
27 endmodule
```

```
module single_port_ram_128x8(
input [7:0]data,
input [6:0]addr,
input ram_en,
input clk,
output logic [7:0] ram_out

);

// Declare the RAM variable
//reg [DATA_WIDTH-1:0] ram[2**ADDR_WIDTH-1:0];
logic [7:0] ram[127:0];

always_ff @(posedge clk)
begin
// Write
if (ram_en)
ram[addr] <= data;
end

// Continuous assignment implies read returns NEW data.
// This is the natural behavior of the TriMatrix memory
// blocks in Single Port mode.

assign ram_out = ram[addr];
endmodule
endmodule</pre>
```

```
1 module ALU (
       input [3:0] op,
       input [7:0] w_q, mux1_out,
       output logic [7:0] alu_q
   );
   always comb
   begin
       case(op)
           0: alu_q = mux1_out + w_q;
10
           1: alu_q = mux1_out - w_q;
11
           2: alu_q = mux1_out & w_q;
12
           3: alu_q = mux1_out | w_q;
13
           4: alu_q = mux1_out ^ w_q; //XOR
14
           5: alu_q = mux1_out;
15
           6: alu_q = mux1_out + 1;
           7: alu_q = mux1_out - 1;
16
17
           8: alu q = 0;
           9: alu_q = ~mux1_out;
18
           default: alu_q = mux1_out + w_q;
19
20
       endcase
21 end
22
23 endmodule
```

```
1 module cpu (
        input clk,
        input reset,
        //output logic [13:0] IR
        output logic [7:0] w_q
   );
        logic [13:0] rom_q, ir_q;
        logic [10:0] pc_next, pc_q, mar_q;
        logic load_pc, load_mar, load_ir, reset_ir, load_w, sel_pc, ram_en, sel_alu, d;
        logic [3:0] ps,ns;
11
        //logic [7:0] w_q
12
        logic [7:0] alu_q, ram_out, mux1_out;
13
        logic [3:0] op;
        logic [5:0] opcode;
        always_comb begin
            if(sel_pc) begin
                pc_next = ir_q;
            end
            else begin
                pc_next = pc_q + 1;
            end
        end
        always_ff @( posedge clk ) begin
            if(reset)
                pc_q <= 0;
            else if(load_pc)
                pc_q <= pc_next;</pre>
        end
        always_ff @( posedge clk ) begin
            if(load_mar)
                mar_q <= pc_q;</pre>
        end
        Program_Rom ROM_1(
            .Rom_addr_in(mar_q),
            .Rom_data_out(rom_q)
        );
        always_ff @( posedge clk ) begin
            if(reset)
                ir_q <= 0;
            else if(load_ir)
                ir_q <= rom_q;</pre>
```

```
end
        single_port_ram_128x8 single_port_ram_128x8_1(
            .data(alu_q),
            .addr(ir_q[6:0]),
            .ram_en(ram_en),
            .clk(clk),
            .ram_out(ram_out)
        );
       always_comb begin
            if(sel_alu) begin
                mux1_out = ram_out;
            end
            else begin
                mux1_out = ir_q;
            end
       end
        assign d = ir_q[7];
       assign MOVLW = (ir_q[13:8]==6'h30);
        assign ADDLW = (ir_q[13:8]==6'h3E);
        assign IORLW = (ir_q[13:8]==6'h38);
       assign ANDLW = (ir_q[13:8]==6'h39);
       assign SUBLW = (ir_q[13:8]==6'h3C);
        assign XORLW = (ir_q[13:8]==6'h3A);
78
        assign ADDWF = (ir_q[13:8]==6'h07);
        assign ANDWF = (ir_q[13:8]==6'h05);
       assign CLRF = (ir_q[13:8]=6'h01 \&\& d==1);
       assign CLRW = (ir_q[13:4]==10'h010 \& ir_q[3:2]==2'h0);
        assign COMF = (ir q[13:8]==6'h09);
       assign DECF = (ir_q[13:8]==6'h03);
       assign GOTO = (ir_q[13:11]==3'b101);
       ALU ALU 1(
            .op(op),
            .w_q(w_q)
            .mux1_out(mux1_out),
            .alu_q(alu_q)
        );
        always_ff @( posedge clk ) begin
            if(load_w)
                w_q <= alu_q;</pre>
100
       end
```

```
//controller
        parameter T0 = 0;
        parameter T1 = 1;
       parameter T2 = 2;
       parameter T3 = 3;
        parameter T4 = 4;
       parameter T5 = 5;
       parameter T6 = 6;
110
111
       always_ff @( posedge clk ) begin
           if(reset) ps <= 0;</pre>
112
113
           else ps <= ns;
114
       end
115
116
       always_comb begin
           sel_alu = 0;
           sel_pc = 0;
119
           load mar = 0;
120
           load_pc = 0;
           122
           load_ir = 0;
           load_w = 0;
124
           ram_en=0;
125
           op =0;
126
           ns=0;
           case(ps)
               T0: begin
128
129
                   ns = T1;
               end
131
               T1: begin
                   load_mar = 1;
                   load_pc = 0;
134
                   reset_ir = 0;
                   load_ir = 0;
135
                   load_w = 0;
137
                   ns = T2;
               end
139
               T2: begin
                   sel_pc = 0;
141
                   load_mar = 0;
                   load_pc = 1;
142
                   reset_ir = 0;
                   load ir = 0;
145
                   load_w = 0;
                   ns = T3;
               end
148
               T3: begin
                   load_mar = 0;
                   load_pc = 0;
```

```
reset_ir = 0;
                    load_ir = 1;
                    load_w = 0;
                    ns = T4;
                end
156
                T4: begin
                    load_mar = 0;
158
                    load_pc = 0;
                    reset ir = 0;
                    load_ir = 0;
                    if(MOVLW) begin
                        sel_alu = 0;
                        op = 5;
                        load_w = 1;
                    else if(ADDLW) begin
                        sel_alu = 0;
                        op = 0;
170
                        load_w = 1;
171
                    else if(IORLW) begin
                        sel_alu = 0;
174
                        op = 3;
175
                        load_w = 1;
                    else if(ANDLW) begin
                        sel_alu = 0;
179
                        op = 2;
                        load_w = 1;
                    end
                    else if(SUBLW) begin
                        sel_alu = 0;
                        op = 1;
                        load_w = 1;
                    end
                    else if(XORLW) begin
                        sel_alu = 0;
                        op = 4;
                        load_w = 1;
                    end
                    else if(GOTO) begin
                        sel_pc = 1;
                        load_pc = 1;
                    else if(ADDWF) begin
                        op = 0;
                        sel_alu = 1;
```

```
if(d) begin
                        ram_en = 1;
                      else begin
                         load_w = 1;
                  else if(ANDWF) begin
                      op = 2;
                      sel_alu = 1;
                      if(d) begin
                       ram_en = 1;
                      else begin
                        load_w = 1;
                  else if(CLRF) begin
                     op = 8;
                      ram_en = 1;
                  else if(CLRW) begin
                    op = 8;
                      load_w = 1;
                  else if(COMF) begin
                    op = 9;
                     sel_alu = 1;
                      ram_en = 1;
                  else if(DECF) begin
                     op = 7;
                     sel_alu = 1;
                     ram_en = 1;
              T5: begin
               ns = T6;
               T6: begin
246 endmodule
```

```
onerror {resume}
quietly WaveActivateNextPane {} 0

add wave -noupdate -divider {1114}


add wave -noupdate -format Literal -radix decimal /testbench/cpu_test/clk
add wave -noupdate -format Literal -radix decimal /testbench/cpu_test/reset

add wave -noupdate -format Literal -radix decimal /testbench/cpu_test/reset

add wave -noupdate -format Literal -radix Unsigned /testbench/cpu_test/w_q

add wave -noupdate -format Literal -radix Unsigned /testbench/cpu_test/ram_out
```

#### ● 模擬結果與結果說明:



一開始 清空 ram[25]和 w,接下來把 w 設成 6......

#### ● 結論與心得:

本周的教學內容和作業又更上一層樓,上週只是從指令裡面去做運算,本周又增加了暫存器,逐漸越來越像一個 CPU 的樣子。除此之外,老師也把期中考的成績加 5 分,非常謝謝老師,也謝謝助教在期中考時在最後一刻讓我 demo,成功過關。