

2022/11/07

實驗七

立即數定址

姓名:張銀軒 學號:00957050

班級:資工3A

E-mail: 00957050@mail.ntou.edu.tw

注意


- 1. 繳交時一律轉 PDF 檔
- 2. 繳交期限為 上完課後 當週五晚上 12 點前
- 3. 一人繳交一份
- 4. 檔名:學號_HW?.pdf 檔名請按照作業檔名格 式進行填寫

● 實驗說明:

- 1. 如圖所示,設計一個架構實現立即定址的指令
- 2. 輸入: clk, reset
- 3. 輸出: w_q[7:0]

下方有附 Rom 的截圖,請務必按照規定的 input 及 output 來做

● 系統硬體架構方塊圖(接線圖):



架構圖

```
module Program Rom (
    output logic [13:0] Rom data out,
    input [10:0] Rom addr in
);
    logic [13:0] data;
    always comb
    begin
        case (Rom addr in)
            11'h0: data = 14'h3044;
                                             //MOVLW
            11'h1: data = 14'h3E01;
                                             //ADDLW
            11'h2: data = 14'h3802;
                                             //IORLW
            11'h3: data = 14'h39FE;
                                             //ANDLW
            11'h4: data = 14'h3C47;
                                             //SUBLW
            11'h5: data = 14'h3A55;
                                             //XORLW
            11'h6: data = 14'h3AAA;
                                             //XORLW
            default:data = 14'h0;
        endcase
    end
    assign Rom_data_out = data;
endmodule
```

● 系統架構程式碼、測試資料程式碼與程式碼說明(.sv 檔及.do 檔都要截圖) 截圖請善用 win+shift+S

```
module Program Rom (//1107 class lesson
       output logic [13:0] Rom_data_out,
2
       input [10:0] Rom_addr_in
   );
5
       logic [13:0] data;
6
       always comb begin
           case (Rom addr in)
               11'h0: data = 14'h3044; //MOVLW
8
               11'h1: data = 14'h3E01; //ADDLW
9
               11'h2: data = 14'h3802; //IORLW
10
               11'h3: data = 14'h39FE; //ANDLW
11
               11'h4: data = 14'h3C47; //SUBLW
12
               11'h5: data = 14'h3A55; //XORLW
13
               11'h6: data = 14'h3AAA; //XORLW
14
               default: data = 14'h0;
15
           endcase
16
17
       end
18
       assign Rom data out = data;
19
20
21 endmodule
```


```
1 module cpu (
        input clk,
        input reset,
        output logic [13:0] IR
    );
        logic [13:0] rom q, ir q;
        logic [10:0] pc_next, pc_q, mar_q;
        logic load_pc, load_mar,load_ir,reset_ir,load_w;
        logic [3:0] ps,ns;
        logic [7:0] w_q,alu_q;
11
        logic [3:0] op;
12
        logic [5:0] opcode;
13
        //pc
14
        assign pc_next = pc_q + 1;
15
        always_ff @( posedge clk ) begin
17
            if(reset)
18
                pc_q <= 0;
19
            else if(load_pc)
                pc_q <= pc_next;</pre>
21
        end
22
23
        //mar
        always_ff @( posedge clk ) begin
25
            if(load_mar)
26
                mar_q <= pc_q;</pre>
27
        end
        //ROM
        Program Rom ROM 1(
            .Rom_addr_in(mar_q),
32
            .Rom_data_out(rom_q)
        );
        //IR
        always_ff @( posedge clk ) begin
            if(reset)
                IR <= 0;
            else if(load ir)
                IR <= rom_q;</pre>
41
        end
42
        assign opcode = IR[13:8];
        assign MOVLW = (opcode==6'h30);
        assign ADDLW = (opcode==6'h3E);
        assign IORLW = (opcode==6'h38);
        assign ANDLW = (opcode==6'h39);
        assign SUBLW = (opcode==6'h3C);
        assign XORLW = (opcode==6'h3A);
```

```
51
       //ALU
52
        ALU ALU_1(
53
        .op(op),
54
        .w_q(w_q),
        .ir_q(IR[7:0]),
        .alu_q(alu_q)
56
57 );
58
       always_ff @( posedge clk ) begin
            if(load_w)
60
61
                w_q <= alu_q;</pre>
62
        end
       //controller
64
       parameter T0 = 0;
       parameter T1 = 1;
67
       parameter T2 = 2;
       parameter T3 = 3;
       parameter T4 = 4;
70
       parameter T5 = 5;
71
       parameter T6 = 6;
72
       always_ff @( posedge clk ) begin
73
            if(reset) ps <= 0;</pre>
74
75
            else ps <= ns;
76
       end
77
       always_comb begin
78
79
            load_mar = 0;
            load pc = 0;
80
            81
82
            load_ir = 0;
83
           load_w = 0;
84
            op =0;
85
            ns=0;
            case(ps)
86
87
                T0: begin
88
                    load_mar = 0;
                    load_pc = 0;
90
                    reset_ir = 0;
91
                    load_ir = 0;
92
                    load_w = 0;
                    ns = T1;
94
                end
95
                T1: begin
                    load_mar = 1;
96
97
                    load_pc = 0;
98
                    reset ir = 0;
                    load_ir = 0;
99
                    load w = 0;
100
```

```
101
                     ns = T2;
102
                 end
103
                 T2: begin
104
                     load_mar = 0;
105
                     load_pc = 1;
106
                     reset_ir = 0;
                     load_ir = 0;
107
108
                     load_w = 0;
109
                     ns = T3;
110
                 end
111
                 T3: begin
112
                     load_mar = 0;
113
                     load_pc = 0;
114
                     reset ir = 0;
115
                     load_ir = 1;
116
                     load w = 0;
117
                     ns = T4;
118
                 end
119
                 T4: begin
120
                     load_mar = 0;
121
                     load_pc = 0;
122
                     reset_ir = 0;
123
                     load_ir = 0;
124
                     load_w = 0;
125
                     ns = T5;
126
                end
                 T5: begin
127
128
                     load_w = 1;
129
                     if(MOVLW)
130
                         op = 5;
131
                     else if(ADDLW)
132
                         op = 0;
133
                     else if(IORLW)
134
                         op = 3;
135
                     else if(ANDLW)
136
                         op = 2;
137
                     else if(SUBLW)
138
                         op = 1;
139
                     else if(XORLW)
140
                         op = 4;
141
                     ns = T6;
142
                end
143
                T6: begin
144
                     ns = T1;
145
                 end
146
            endcase
147
        end
148 endmodule
```

```
onerror {resume}
   quietly WaveActivateNextPane {} 0
   add wave -noupdate -divider {fetch}
   add wave -noupdate -format Literal -radix Unsigned
                                                           /testbench/clk
   add wave -noupdate -format Literal -radix Unsigned
                                                           /testbench/reset
   add wave -noupdate -format Literal -radix Unsigned
                                                           /testbench/cpu_test/ROM_1/Rom_addr_in
   add wave -noupdate -format Literal -radix Hexadecimal
                                                               /testbench/cpu_test/ROM_1/Rom_data_out
                                                               /testbench/cpu_test/opcode
  add wave -noupdate -format Literal -radix Hexadecimal
11 add wave -noupdate -format Literal -radix Unsigned
                                                           /testbench/cpu_test/ps
  add wave -noupdate -format Literal -radix Hexadecimal
                                                               /testbench/cpu_test/w_q
```

● 模擬結果與結果說明:



能成功從 program_rom 讀出指令並加以執行(44+1=45, 45|2=47...)

● 結論與心得:

這次的作業是從期中考前一週就開始教的內容,從一開始的讀取指令,到期中考的 讀取指令,並且用很多邏輯閘去實現指令內容,到這一次的把實現邏輯閘的部份用 ALU 整合起來,一步一腳印,越來越接近真實的 CPU,也謝謝助教在上課時的耐心 指導,讓我能夠搞懂整個硬體架構與流程。