

注意

- 1. 繳交時一律轉 PDF 檔
- 2. 一人繳交一份
- 3. 檔名:學號_HW?.pdf 檔名請按照作業檔名格 式進行填寫 未依照格式不予批改

2022/12/19

實驗十三

跳躍指令

姓名:張銀軒 學號:00957050

班級:資工3A

E-mail: 00957050@mail.ntou.edu.tw


2022/12/19

● 實驗說明:

用 MPLAB 設計一個 Rom,使 0x21 和 0x22 兩個位址的 16 進制分別表示時鐘的時及分,即 0x22(分) 的 16 進制會由 0 數到 59 後歸零,每當 0x22(分)歸零 0x21(時)就會加 1,每當做到 23:59 後會全部歸零

請交 MPLAB 專案及程式碼截圖,存時跟分的暫存器請分別設定為 0x21 跟 0x22 請用 BRA 的指令代替 goto 指令去做使用,使用方式一樣

● 系統硬體架構方塊圖(接線圖):



架構圖

系統架構程式碼、測試資料程式碼與程式碼說明 截圖請善用 win+shift+S

```
C:\...\Program_Rom.asm
         #include
                    <pl><pl6Lf1826.inc>
                    equ 0x24
                                ; 36
         temp2
                    equ 0x23
                                ; 35
         second
                    equ 0x22
                               ; 34
         minute
                    equ 0x21
                Program start
                org 0x00
                    movlw
                    movwf temp2
                    clrf minute
         start2
                    movlw
                            .59
                    movwf
                           templ
                    clrf
                            second
                    clrw
                    movlw .1
         1000
                    addwf
                           second, 1
                    decfsz temp1,1
                    bra loop
                    addwf minute,1
                    decfsz temp2,1
                          start2
                    bra
                    bra
                            startl
                    end
<
```

```
1 module single_port_ram_128x8(
2    input [7:0]data,
3    input [6:0]addr,
4    input ram_en,
5    input clk,
6    output logic [7:0] ram_out
7 );
8    // Declare the RAM variable
9    //reg [DATA_WIDTH-1:0] ram[2**ADDR_WIDTH-1:0];
10    logic [7:0] ram[127:0];
11
12    always_ff @(posedge clk)
13    begin
14    // Write
15    if (ram_en)
16     ram[addr] <= data;
17    end
18
19    // Continuous assignment implies read returns NEW data.
20    // This is the natural behavior of the TriMatrix memory
21    // blocks in Single Port mode.
22
23    assign ram_out = ram[addr];
24 endmodule
25
26</pre>
```

```
module Program_Rom(
      output logic [13:0] Rom_data_out,
       input [10:0] Rom_addr_in
       logic [13:0] data;
       always_comb
              case (Rom_addr_in)
                  10'h0 : data = 14'h3018;
                  10'h1 : data = 14'h00A3;
                  10'h2 : data = 14'h01A1;
                  10'h3 : data = 14'h303B;
                  10'h4 : data = 14'h00A4;
                  10'h5 : data = 14'h01A2;
                  10'h6 : data = 14'h0103;
                  10'h7 : data = 14'h3001;
                  10'h8 : data = 14'h07A2;
                  10'h9 : data = 14'h0BA4;
                  10'ha : data = 14'h33FC;
                  10'hb : data = 14'h07A1;
                  10'hc : data = 14'h0BA3;
                  10'hd : data = 14'h33F5;
                  10'he : data = 14'h33F1;
                  10'hf : data = 14'h3400;
                   10'h10 : data = 14'h3400;
                  default: data = 14'h0;
        assign Rom_data_out = data;
33 endmodule
```

```
• • •
       output logic [10:0] stack_out,
       input [10:0] stack_in,
       input push,
       input pop,
       input reset,
       logic [3:0] stk_ptr;
       logic [10:0] stack [15:0];
       logic [3:0] stk_index;
       assign stk_index = stk_ptr + 1;
       assign stack_out = stack[stk_ptr];
       always_ff @( posedge clk ) begin
           if(reset) begin
               stk_ptr <= 4'b1111;
           else if(push) begin
               stack[stk_index] <= stack_in;</pre>
               stk_ptr <= stk_ptr + 1;</pre>
           else if(pop) begin
               stk_ptr <= stk_ptr - 1;</pre>
```

```
1 module cpu (
       input clk,
       input reset,
       output logic [7:0] port_b_out
       logic [13:0] rom_q, ir_q;
       logic [10:0] pc_next, pc_q, mar_q, k_change;
        logic load_pc, load_mar, load_ir, reset_ir, load_w, ram_en, sel_alu, d, sel_bus;
       logic load_port_b;
       logic [2:0] sel_pc;
       logic [3:0] ps,ns;
       logic [7:0] w_q, alu_q, ram_out, mux1_out, bcf_mux, bsf_mux, ram_mux;
       logic [7:0] databus;
       logic [3:0] op;
       logic [5:0] opcode;
       logic [2:0] sel_bit;
       logic [1:0] sel_ram_mux;
       logic pop, push;
       logic [10:0] stack_out;
       Stack Stack_1(
           .stack_out(stack_out),
           .stack_in(pc_q),
           .push(push),
           .pop(pop),
           .reset(reset),
            .clk(clk)
       assign w_change = \{3'b0, w_q\} - 1;
       assign k_change = {ir_q[8], ir_q[8], ir_q[8:0]}-1;
       always_comb begin
           if(sel_pc == 4) begin
               pc_next = pc_q + w_change;
           else if(sel_pc == 3) begin
               pc_next = pc_q + k_change;
           else if(sel_pc == 2) begin
               pc_next = stack_out;
           else if(sel_pc == 1) begin
               pc_next = ir_q;
           end
           else begin
```

pc_next = pc_q + 1;

```
end
always_ff @( posedge clk ) begin
    if(reset)
        pc_q <= 0;
    else if(load_pc)
        pc_q <= pc_next;</pre>
always_ff @( posedge clk ) begin
    if(load_mar)
        mar_q <= pc_q;</pre>
end
Program_Rom ROM_1(
    .Rom_addr_in(mar_q),
    .Rom_data_out(rom_q)
always_ff @( posedge clk ) begin
    if(reset_ir)
        ir_q <= 0;
    else if(load_ir)
        ir_q <= rom_q;</pre>
single_port_ram_128x8 single_port_ram_128x8_1(
   .data(databus),
    .addr(ir_q[6:0]),
    .ram_en(ram_en),
    .clk(clk),
    .ram_out(ram_out)
assign sel_bit = ir_q[9:7];
always_comb begin
    case (sel_bit)
        3'b000: bcf_mux = ram_out & 8'b1111_1110;
        3'b001: bcf_mux = ram_out & 8'b1111_1101;
        3'b010: bcf_mux = ram_out & 8'b1111_1011;
        3'b011: bcf_mux = ram_out & 8'b1111_0111;
        3'b100: bcf_mux = ram_out & 8'b1110_1111;
```

```
3'b101: bcf mux = ram out & 8'b1101 1111;
        3'b110: bcf_mux = ram_out & 8'b1011_1111;
        3'b111: bcf_mux = ram_out & 8'b0111_1111;
    endcase
end
always_comb begin
  case (sel_bit)
       3'b000: bsf_mux = ram_out | 8'b0000_0001;
       3'b001: bsf_mux = ram_out | 8'b0000_0010;
       3'b010: bsf mux = ram out | 8'b0000 0100;
       3'b011: bsf_mux = ram_out | 8'b0000_1000;
       3'b100: bsf_mux = ram_out | 8'b0001_0000;
       3'b101: bsf_mux = ram_out | 8'b0010_0000;
        3'b110: bsf_mux = ram_out | 8'b0100_0000;
        3'b111: bsf_mux = ram_out | 8'b1000_0000;
    endcase
always_comb begin
   case (sel_ram_mux)
        0: ram_mux = ram_out;
        1: ram_mux = bcf_mux;
        2: ram_mux = bsf_mux;
    endcase
always_comb begin
   if(sel_alu) begin
        mux1_out = ram_mux;
   else begin
       mux1_out = ir_q;
    end
end
assign d = ir_q[7];
assign MOVLW = (ir_q[13:8] == 6'h30);
assign ADDLW = (ir_q[13:8]==6'h3E);
assign IORLW = (ir_q[13:8]==6'h38);
assign ANDLW = (ir_q[13:8]==6'h39);
assign SUBLW = (ir_q[13:8]==6'h3C);
assign XORLW = (ir_q[13:8]==6'h3A);
assign ADDWF = (ir_q[13:8]==6'h07);
assign ANDWF = (ir_q[13:8]==6'h05);
assign CLRF = (ir_q[13:8]==6'h01 \&\& d==1);
```

```
assign
                CLRW = (ir q[13:4]==10'h010 \&\& ir q[3:2]==2'h0);
       assign
                COMF = (ir_q[13:8]==6'h09);
                DECF = (ir_q[13:8]==6'h03);
       assign
154
       assign
                GOTO = (ir_q[13:11]==3'b101);
       assign INCF = (ir_q[13:8] == 6'h0A);
       assign IORWF = (ir_q[13:8]==6'h04);
       assign MOVF = (ir_q[13:8] == 6'h08);
       assign MOVWF = (ir_q[13:8]==6'h00 && ir_q[7]==1'b1);
       assign SUBWF = (ir_q[13:8]==6'h02);
       assign XORWF = (ir q[13:8]==6'h06);
       assign
                 BCF = (ir_q[13:12]==2'b01 && ir_q[11:10]==2'b00);
       assign BSF = (ir_q[13:12]==2'b01 && ir_q[11:10]==2'b01);
       assign BTFSC = (ir_q[13:12]==2'b01 && ir_q[11:10]==2'b10);
       assign BTFSS = (ir_q[13:12]==2'b01 && ir_q[11:10]==2'b11);
       assign DECFSZ = (ir_q[13:8]==6'h0B);
       assign INCFSZ = (ir_q[13:8]==6'h0F);
       assign btfsc_skip_bit = (ram_out[ir_q[9:7]]==0);
       assign btfss_skip_bit = (ram_out[ir_q[9:7]]==1);
       assign btfsc_btfss_skip_bit = (BTFSC&btfsc_skip_bit) |
                                     (BTFSS&btfss_skip_bit);
                ASRF = (ir_q[13:8] = 6'h37);
       assign
       assign LSLF = (ir_q[13:8]==6'h35);
       assign LSRF = (ir_q[13:8]==6'h36);
       assign
                RLF
                     = (ir_q[13:8]==6'h0D);
       assign
                 RRF = (ir_q[13:8] == 6'h0C);
       assign SWAP = (ir_q[13:8]==6'h0E); //{m7, m6,...m4, m3,...m0} => {m3,...m0, m7, m6,...m4}
       assign CALL = (ir_q[13:12]==2'b10 \&\& ir_q[11]==0);
       assign RETURN = (ir_q == 8);
       assign
                 BRA = (ir_q[13:12]==2'b11 \&\& ir_q[11:9]==3'b001);// relative branch
       assign
                 BRW = (ir_q[13:0]==14'h000B);
                 NOP = (ir_q[13:0]==14'h0000);
                                                   // no operation
       assign
       ALU ALU_1(
           .op(op),
           .w_q(w_q),
           .mux1_out(mux1_out),
           .alu_q(alu_q)
       assign aluout_zero = (alu_q == 0);
       always_ff @( posedge clk ) begin
           if(load_w)
               w_q <= alu_q;</pre>
```

```
always_comb begin
    if(sel_bus) begin
        databus = w_q;
    else begin
        databus = alu_q;
always_ff @( posedge clk ) begin
    if(reset) begin
        port_b_out <= 0;</pre>
    else if(load_port_b) begin
        port_b_out <= databus;</pre>
logic [3:0] ten,unit;
always_comb begin
    ten = port_b_out / 10;
    unit = port_b_out - ten * 10;
assign addr_port_b = (ir_q[6:0] == 7'h0D);
//controller
parameter T0 = 0;
parameter T1 = 1;
parameter T2 = 2;
parameter T3 = 3;
parameter T4 = 4;
parameter T6 = 6;
always_ff @( posedge clk ) begin
    if(reset) ps <= 0;</pre>
    else ps <= ns;
always_comb begin
    sel_alu = 0;
    sel_pc = 0;
    load_mar = 0;
    load_pc = 0;
    reset_ir = 0;
```

```
load_ir = 0;
load_w = 0;
ram_en = 0;
op = 0;
sel_ram_mux = 0;
sel_bus = 0;
load_port_b = 0;
ns=0;
push = 0;
pop = 0;
case(ps)
    T0: begin
    T1: begin
        load_mar = 1;
        sel_pc = 0;
        load_pc = 1;
    T2: begin
    T3: begin
        load_ir = 1;
        ns = T4;
    T4: begin
        load_mar = 1;
        sel_pc = 2'b00;
        load_pc = 1;
        if(GOTO) begin//to skip the following instruction in T4
            load_mar = 1;
        else if(MOVLW) begin
            sel_alu = 0;
            op = 5;
            load_w = 1;
        else if(ADDLW) begin
            sel_alu = 0;
            op = 0;
            load_w = 1;
        else if(IORLW) begin
            sel_alu = 0;
            op = 3;
            load_w = 1;
```

```
else if(ANDLW) begin
  sel_alu = 0;
   op = 2;
   load_w = 1;
else if(SUBLW) begin
   sel_alu = 0;
   op = 1;
   load_w = 1;
else if(XORLW) begin
   sel_alu = 0;
   op = 4;
   load_w = 1;
else if(ADDWF) begin
   op = 0;
   sel_alu = 1;
   if(d) begin
       ram_en = 1;
   else begin
       load_w = 1;
else if(ANDWF) begin
   op = 2;
   sel_alu = 1;
   if(d) begin
       ram_en = 1;
   else begin
```


```
load_w = 1;
                                                                          else if(IORWF) begin
                                                                             op = 3;
                                                                             sel_alu = 1;
                      end
                      else if(CLRF) begin
                                                                              if(d) begin
                                                    371
                                                                                 ram_en = 1;
                          op = 8;
                                                                                 sel_bus = 0;
                          ram_en = 1;
340
                      end
                      else if(CLRW) begin
                                                    374
                                                                              else begin
                                                    375
                                                                                 load_w = 1;
342
                          op = 8;
                          load_w = 1;
                                                                         end
                      end
                                                                          else if(MOVF) begin
                                                    378
345 ~
                      else if(COMF) begin
                                                                             op = 5;
                          op = 9;
                                                                             sel alu = 1;
                          sel_alu = 1;
                                                                              if(d) begin
                          ram_en = 1;
                                                                                 ram_en = 1;
349
                      end
                                                                                 sel_bus = 0;
                      else if(DECF) begin
350 ~
                          op = 7;
                                                                              else begin
                          sel_alu = 1;
                                                                                 load_w = 1;
                          ram_en = 1;
                      end
                                                                          end
                                                                         else if(MOVWF) begin
356 ~
                      else if(INCF) begin
                                                                              sel_bus = 1;
                          op = 6;
                                                                              if(addr_port_b)begin
                          sel_alu = 1;
                                                                                 load_port_b = 1;
359 ~
                          if(d) begin
                              ram_en = 1;
                                                                              else begin
                              sel_bus = 0;
                                                                                 ram_en = 1;
                                                    396
                          else begin
                                                                         end
                           load_w = 1;
                                                                          else if(SUBWF) begin
365
                                                    399
                                                                             op = 1;
                                                                              sel_alu = 1;
                      end
                                                    400
```

```
if(d) begin
                                            434
                             ram_en = 1;
                                                                  else if(ASRF) begin
                             sel_bus = 0; 436
                                                                      sel_alu = 1;
404
                                                                      sel_ram_mux = 0;
                         else begin
                                                                      op = 4'hA;
                             load_w = 1;
                                                                      if(d)begin
                                            440
                                                                          sel_bus = 0;
                                            441
                     end
                                                                          ram_en = 1;
                     else if(XORWF) begin
                                           442
                         op = 4;
                                                                      else begin
411
                         sel_alu = 1;
                                                                          load_w = 1;
412
                         if(d) begin
                                            445
413
                             ram_en = 1;
                                                                  end
                             sel_bus = 0;
                                                                  else if(LSLF) begin
415
                                                                      sel_alu = 1;
                         else begin
                                                                      sel_ram_mux = 0;
                             load_w = 1;
                                            450
                                                                      op = 4'hB;
                                                                      if(d)begin
                     end
                                                                          sel_bus = 0;
420
                     else if(BCF)begin
                                                                          ram_en = 1;
                         sel_alu = 1;
422
                         sel_ram_mux = 1;
                                                                      else begin
423
                         op = 5;
                                                                          load_w = 1;
                         sel_bus = 0;
424
425
                         ram_en = 1;
                                                                  end
426
                                                                  else if(LSRF) begin
427
                     else if(BSF)begin
                                                                      sel_alu = 1;
428
                         sel_alu = 1;
                                                                      sel_ram_mux = 0;
                         sel_ram_mux = 2;
                                                                      op = 4'hC;
430
                         op = 5;
                                                                      if(d)begin
                         sel bus = 0;
                                                                          sel_bus = 0;
                         ram_en = 1;
                                                                          ram_en = 1;
                     end
```

```
else begin
                                                                             ram_en = 1;
                           load_w = 1;
                                                                         else begin
470
                    end
                                                                           load_w = 1;
                    else if(RLF) begin
                        sel_alu = 1;
473
                        sel_ram_mux = 0;
                        op = 4'hD;
                                                                     else if(CALL) begin
                        if(d)begin
                                                                         push = 1;
                           sel_bus = 0;
                            ram_en = 1;
                                                                     ns = T5;
                                                                 end
                        else begin
                                                                 T5: begin
                          load_w = 1;
                                                                     if(GOTO) begin
                                                                         sel_pc = 2'b01;
                                                                         load_pc = 1;
                    else if(RRF) begin
                                                                     end
                        sel_alu = 1;
                                                                     else if(CALL)begin
                        sel_ram_mux = 0;
                                                                         sel_pc = 2'b01;
                        op = 4'hE;
                                                                         load_pc = 1;
                        if(d)begin
                          sel_bus = 0;
                                                                     else if(RETURN) begin
                            ram_en = 1;
                                                                         pop = 1;
                                                                         sel_pc = 2'b10;
                        else begin
                                                                         load_pc = 1;
                          load_w = 1;
                                                                     else if(BRA) begin
                                                                         load_pc = 1;
                    else if(SWAP) begin
                                                                         sel_pc = 3;
                        sel_alu = 1;
                                                                     end
                        sel_ram_mux = 0;
                                                                     else if(BRW) begin
                        op = 4'hF;
                                                                         load_pc = 1;
                        if(d)begin
                                                                         sel_pc = 4;
                           sel_bus = 0;
```

```
534
                    end
535
                    ns = T6;
536
                 end
                T6: begin
538
                    load_ir = 1;
                    if(GOTO || CALL || RETURN || BRA || BRW) begin
539
                        reset_ir = 1;
540
541
                    end
542
                    else if(DECFSZ)begin
                        op = 7;
                        sel_alu = 1;
545
                        if(aluout_zero)begin
546
                            reset_ir = 1;
547
548
                        if(d)begin
                            sel_bus = 0;
550
                            ram_en = 1;
551
552
                        else begin
                            load_w = 1;
554
                        end
                    end
                    else if(INCFSZ) begin
556
                        op = 6;
558
                        sel alu = 1;
                        if(aluout_zero)begin
560
                            reset_ir = 1;
561
562
                        if(d)begin
563
                            sel_bus = 0;
564
                            ram_en = 1;
566
                        else begin
567
                                        load_w = 1;
568
                                  end
569
                             end
                             else if(BTFSC || BTFSS)begin
570
                                  if( btfsc_btfss_skip_bit )begin
571
                                        reset_ir = 1;
572
573
                                   end
574
                             end
575
                             ns = T4;
576
                        end
577
                  endcase
578
             end
       endmodule
579
```

● 模擬結果與結果說明:



ram[33]: 小時,ram[34]: 分鐘,但是因為是一個一個指令執行的關係,59 分之後下一個狀態只能 先把小時+1 再把分鐘歸 0。23:59 之後,因為我在組合語言裡面是先讓小時+1,再去做判斷,所 以會有短暫的時間出現 24:59 以及 00:59,接著就能會到正常的 00:00

● 結論與心得:

這次的作業跟上次作業的分鐘和秒很像,只需要修改數字的範圍,就能實現,不過過程中還是發生組合語言寫錯,修改過後就沒問題了。