

注意

- 1. 繳交時一律轉 PDF 檔
- 2. 一人繳交一份
- 3. 檔名:學號_HW?.pdf 檔名請按照作業檔名格 式進行填寫 未依照格式不予批改

2022/12/20

實驗十五

PIPELINE

姓名:張銀軒 學號:00957050

班級:資工3A

E-mail: 00957050@mail.ntou.edu.tw

2022/12/20

● 實驗說明:

將 PIC MCU 改成 pipeline 的架構後執行以下測試檔。

PIPELINE 測試程式 1:


```
#include <pl6Lf1826.inc> ; Include file 1
temp
         equ 0x25
        Program start
,************
         org 0x00
                         ; reset vector
loop
         clrw
         clrf
                temp
         movlw
                .1
                .2
         addlw
         sublw
                .3
                .10
         movlw
         movwf
                temp
         incf
                temp, 1
         subwf temp, 0
         bcf
                temp, 3
         btfsc temp, 3
         btfsc temp, 1
         lslf
              temp, 1
         lsrf
                temp, 0
         goto
                loop
```

PIPELINE 測試程式 2:

end

```
#include <pl6Lf1826.inc> ; Include file 10
      equ 0x25
temp
, ***************************
        Program start
***********
         org 0x00
                       ; reset vector
              .1
         movlw
              .2
         movlw
              .3
         movlw
              . 4
         movlw
         movlw
               .5
             first
         call
         movlw
              .6
        movlw
        goto
first
              .8
        movlw
               .9
        movlw
         return
         end
```

● 系統硬體架構方塊圖(接線圖):



系統架構程式碼、測試資料程式碼與程式碼說明 截圖請善用 win+shift+S

```
• • •
     input [3:0] op,
      input [7:0] w_q, mux1_out,
     output logic [7:0] alu_q
        4'h0: alu_q = mux1_out[7:0] + w_q;
        4'h1: alu_q = mux1_out[7:0] - w_q;
        4'h2: alu_q = mux1_out[7:0] & w_q;
        4'h3: alu_q = mux1_out[7:0] | w_q;
4'h4: alu_q = mux1_out[7:0] ^ w_q; //XOR
        4'h5: alu_q = mux1_out[7:0];
        4'h6: alu_q = mux1_out[7:0] + 1;
        4'h7: alu_q = mux1_out[7:0] - 1;
        4'h8: alu_q = 0;
        4'h9: alu_q = ~mux1_out[7:0];
        4'hA: alu_q = { mux1_out[7],mux1_out[7:1] };
        default: alu_q = mux1_out[7:0] + w_q;
```

```
1 module single_port_ram_128x8(
       input [7:0]data,
       input [6:0]addr,
       input ram_en,
       input clk,
       output logic [7:0] ram_out
   );
       //reg [DATA_WIDTH-1:0] ram[2**ADDR_WIDTH-1:0];
       logic [7:0] ram[127:0];
12
       always_ff @(posedge clk)
13
       begin
           // Write
           if (ram en)
               ram[addr] <= data;</pre>
       end
       // Continuous assignment implies read returns NEW data.
       // This is the natural behavior of the TriMatrix memory
21
       // blocks in Single Port mode.
       assign ram_out = ram[addr];
24
25 endmodule
```

測試程式1 測試程式2

```
• • •
  module Program Rom(
       output logic [13:0] Rom_data_out,
       input [10:0] Rom_addr_in
       logic [13:0] data;
       always_comb
              case (Rom_addr_in)
                   10'h0 : data = 14'h0103;
                   10'h1 : data = 14'h01A5;
                   10'h2 : data = 14'h3001;
                   10'h3 : data = 14'h3E02;
                   10'h4 : data = 14'h3C03;
                  10'h5 : data = 14'h300A;
                  10'h6 : data = 14'h00A5;
                  10'h7 : data = 14'h0AA5;
                  10'h8 : data = 14'h0225;
                   10'h9 : data = 14'h11A5;
                   10'ha : data = 14'h19A5;
                  10'hb : data = 14'h18A5;
                  10'hc : data = 14'h000B;
                  10'hd : data = 14'h0000;
                  10'he : data = 14'h35A5;
                   10'hf : data = 14'h3625;
                   10'h10 : data = 14'h2800;
                  10'h11 : data = 14'h3400;
                   10'h12 : data = 14'h3400;
                   default: data = 14'h0;
       assign Rom_data_out = data;
35 endmodule
```

```
. .
1 module Program_Rom(
       output logic [13:0] Rom_data_out,
       input [10:0] Rom_addr_in
       logic [13:0] data;
       always comb
           begin
               case (Rom_addr_in)
                   10'h0 : data = 14'h3001;
                   10'h1 : data = 14'h3002;
                   10'h2 : data = 14'h3003;
                   10'h3 : data = 14'h3004;
                   10'h4 : data = 14'h3005;
                   10'h5 : data = 14'h2009;
                   10'h6: data = 14'h3006;
                   10'h7 : data = 14'h3007;
                   10'h8 : data = 14'h2808;
                   10'h9 : data = 14'h3008;
                   10'ha : data = 14'h3009;
                   10'hb : data = 14'h0008;
                   10'hc : data = 14'h3400;
                   10'hd : data = 14'h3400;
                   default: data = 14'h0;
               endcase
           end
        assign Rom_data_out = data;
30 endmodule
```

```
• • •
       output logic [10:0] stack_out,
       input [10:0] stack_in,
       input push,
       input pop,
       input reset,
       input clk
       logic [3:0] stk_ptr;
       logic [10:0] stack [15:0];
       logic [3:0] stk_index;
       assign stk_index = stk_ptr + 1;
       assign stack_out = stack[stk_ptr];
       always_ff @( posedge clk ) begin
          if(reset) begin
               stk_ptr <= 4'b1111;
           else if(push) begin
               stack[stk_index] <= stack_in;</pre>
               stk_ptr <= stk_ptr + 1;</pre>
           else if(pop) begin
               stk_ptr <= stk_ptr - 1;</pre>
       end
29 endmodule
```

```
1 module cpu (
       input clk,
       input reset,
       output logic [7:0] port_b_out
       logic [13:0] rom_q, ir_q;
       logic [10:0] pc_next, pc_q, mar_q, k_change;
        logic load_pc, load_mar, load_ir, reset_ir, load_w, ram_en, sel_alu, d, sel_bus;
       logic load_port_b;
       logic [2:0] sel_pc;
       logic [3:0] ps,ns;
       logic [7:0] w_q, alu_q, ram_out, mux1_out, bcf_mux, bsf_mux, ram_mux;
       logic [7:0] databus;
       logic [3:0] op;
       logic [5:0] opcode;
       logic [2:0] sel_bit;
       logic [1:0] sel_ram_mux;
       logic pop, push;
       logic [10:0] stack_out;
       Stack Stack_1(
           .stack_out(stack_out),
           .stack_in(pc_q),
           .push(push),
           .pop(pop),
           .reset(reset),
            .clk(clk)
       assign w_change = \{3'b0, w_q\} - 1;
       assign k_change = {ir_q[8], ir_q[8], ir_q[8:0]}-1;
       always_comb begin
           if(sel_pc == 4) begin
               pc_next = pc_q + w_change;
           else if(sel_pc == 3) begin
               pc_next = pc_q + k_change;
           else if(sel_pc == 2) begin
               pc_next = stack_out;
           else if(sel_pc == 1) begin
               pc_next = ir_q;
           end
           else begin
```

pc_next = pc_q + 1;

```
end
always_ff @( posedge clk ) begin
    if(reset)
        pc_q <= 0;
    else if(load_pc)
        pc_q <= pc_next;</pre>
always_ff @( posedge clk ) begin
    if(load_mar)
        mar_q <= pc_q;</pre>
end
Program_Rom ROM_1(
    .Rom_addr_in(mar_q),
    .Rom_data_out(rom_q)
always_ff @( posedge clk ) begin
    if(reset_ir)
        ir_q <= 0;
    else if(load_ir)
        ir_q <= rom_q;</pre>
single_port_ram_128x8 single_port_ram_128x8_1(
   .data(databus),
    .addr(ir_q[6:0]),
    .ram_en(ram_en),
    .clk(clk),
    .ram_out(ram_out)
assign sel_bit = ir_q[9:7];
always_comb begin
    case (sel_bit)
        3'b000: bcf_mux = ram_out & 8'b1111_1110;
        3'b001: bcf_mux = ram_out & 8'b1111_1101;
        3'b010: bcf_mux = ram_out & 8'b1111_1011;
        3'b011: bcf_mux = ram_out & 8'b1111_0111;
        3'b100: bcf_mux = ram_out & 8'b1110_1111;
```

```
3'b101: bcf mux = ram out & 8'b1101 1111;
        3'b110: bcf_mux = ram_out & 8'b1011_1111;
        3'b111: bcf_mux = ram_out & 8'b0111_1111;
    endcase
end
always_comb begin
  case (sel_bit)
       3'b000: bsf_mux = ram_out | 8'b0000_0001;
       3'b001: bsf_mux = ram_out | 8'b0000_0010;
       3'b010: bsf mux = ram out | 8'b0000 0100;
       3'b011: bsf_mux = ram_out | 8'b0000_1000;
       3'b100: bsf_mux = ram_out | 8'b0001_0000;
       3'b101: bsf_mux = ram_out | 8'b0010_0000;
        3'b110: bsf_mux = ram_out | 8'b0100_0000;
        3'b111: bsf_mux = ram_out | 8'b1000_0000;
    endcase
always_comb begin
   case (sel_ram_mux)
        0: ram_mux = ram_out;
        1: ram_mux = bcf_mux;
        2: ram_mux = bsf_mux;
    endcase
always_comb begin
   if(sel_alu) begin
        mux1_out = ram_mux;
   else begin
       mux1_out = ir_q;
    end
end
assign d = ir_q[7];
assign MOVLW = (ir_q[13:8] == 6'h30);
assign ADDLW = (ir_q[13:8]==6'h3E);
assign IORLW = (ir_q[13:8]==6'h38);
assign ANDLW = (ir_q[13:8]==6'h39);
assign SUBLW = (ir_q[13:8]==6'h3C);
assign XORLW = (ir_q[13:8]==6'h3A);
assign ADDWF = (ir_q[13:8]==6'h07);
assign ANDWF = (ir_q[13:8]==6'h05);
assign CLRF = (ir_q[13:8]==6'h01 \&\& d==1);
```

```
assign
                CLRW = (ir q[13:4]==10'h010 \&\& ir q[3:2]==2'h0);
       assign
                COMF = (ir_q[13:8]==6'h09);
                DECF = (ir_q[13:8]==6'h03);
       assign
154
       assign
                GOTO = (ir_q[13:11]==3'b101);
       assign INCF = (ir_q[13:8] == 6'h0A);
       assign IORWF = (ir_q[13:8]==6'h04);
       assign MOVF = (ir_q[13:8] == 6'h08);
       assign MOVWF = (ir_q[13:8]==6'h00 && ir_q[7]==1'b1);
       assign SUBWF = (ir_q[13:8]==6'h02);
       assign XORWF = (ir q[13:8]==6'h06);
       assign
                 BCF = (ir_q[13:12]==2'b01 && ir_q[11:10]==2'b00);
       assign BSF = (ir_q[13:12]==2'b01 && ir_q[11:10]==2'b01);
       assign BTFSC = (ir_q[13:12]==2'b01 && ir_q[11:10]==2'b10);
       assign BTFSS = (ir_q[13:12]==2'b01 && ir_q[11:10]==2'b11);
       assign DECFSZ = (ir_q[13:8]==6'h0B);
       assign INCFSZ = (ir_q[13:8]==6'h0F);
       assign btfsc_skip_bit = (ram_out[ir_q[9:7]]==0);
       assign btfss_skip_bit = (ram_out[ir_q[9:7]]==1);
       assign btfsc_btfss_skip_bit = (BTFSC&btfsc_skip_bit) |
                                     (BTFSS&btfss_skip_bit);
                ASRF = (ir_q[13:8] = 6'h37);
       assign
       assign LSLF = (ir_q[13:8]==6'h35);
       assign LSRF = (ir_q[13:8]==6'h36);
       assign
                RLF
                     = (ir_q[13:8]==6'h0D);
       assign
                 RRF = (ir_q[13:8] == 6'h0C);
       assign SWAP = (ir_q[13:8]==6'h0E); //{m7, m6,...m4, m3,...m0} => {m3,...m0, m7, m6,...m4}
       assign CALL = (ir_q[13:12]==2'b10 \&\& ir_q[11]==0);
       assign RETURN = (ir_q == 8);
       assign
                 BRA = (ir_q[13:12]==2'b11 \&\& ir_q[11:9]==3'b001);// relative branch
       assign
                 BRW = (ir_q[13:0]==14'h000B);
                 NOP = (ir_q[13:0]==14'h0000);
                                                   // no operation
       assign
       ALU ALU_1(
           .op(op),
           .w_q(w_q),
           .mux1_out(mux1_out),
           .alu_q(alu_q)
       assign aluout_zero = (alu_q == 0);
       always_ff @( posedge clk ) begin
           if(load_w)
               w_q <= alu_q;</pre>
```

```
always_comb begin
    if(sel_bus) begin
        databus = w_q;
    else begin
        databus = alu_q;
always_ff @( posedge clk ) begin
    if(reset) begin
        port_b_out <= 0;</pre>
    else if(load_port_b) begin
        port_b_out <= databus;</pre>
logic [3:0] ten,unit;
always_comb begin
    ten = port_b_out / 10;
    unit = port_b_out - ten * 10;
assign addr_port_b = (ir_q[6:0] == 7'h0D);
//controller
parameter T0 = 0;
parameter T1 = 1;
parameter T2 = 2;
parameter T3 = 3;
parameter T4 = 4;
parameter T6 = 6;
always_ff @( posedge clk ) begin
    if(reset) ps <= 0;</pre>
    else ps <= ns;
always_comb begin
    sel_alu = 0;
    sel_pc = 0;
    load_mar = 0;
    load_pc = 0;
    reset_ir = 0;
```

```
load_ir = 0;
load_w = 0;
ram_en = 0;
op = 0;
sel_ram_mux = 0;
sel_bus = 0;
load_port_b = 0;
ns=0;
push = 0;
pop = 0;
case(ps)
    T0: begin
    T1: begin
        load_mar = 1;
        sel_pc = 0;
        load_pc = 1;
    T2: begin
    T3: begin
        load_ir = 1;
        ns = T4;
    T4: begin
        load_mar = 1;
        sel_pc = 2'b00;
        load_pc = 1;
        if(GOTO) begin//to skip the following instruction in T4
            load_mar = 1;
        else if(MOVLW) begin
            sel_alu = 0;
            op = 5;
            load_w = 1;
        else if(ADDLW) begin
            sel_alu = 0;
            op = 0;
            load_w = 1;
        else if(IORLW) begin
            sel_alu = 0;
            op = 3;
            load_w = 1;
```

```
else if(ANDLW) begin
                             sel_alu = 0;
                             op = 2;
                             load_w = 1;
    304
                        end
                        else if(SUBLW) begin
                            sel_alu = 0;
                            op = 1;
                             load_w = 1;
                        else if(XORLW) begin
                             sel_alu = 0;
                             op = 4;
                             load_w = 1;
                        end
                        else if(ADDWF) begin
                            op = 0;
                             sel alu = 1;
                             if(d) begin
                                 ram_en = 1;
                             else begin
                                 load w = 1;
                        end
                        else if(ANDWF) begin
                            op = 2;
                             sel_alu = 1;
                             if(d) begin
                                 ram_en = 1;
                             end
                            else begin
                              load_w = 1;
                                                                        else if(IORWF) begin
                                                                            op = 3;
                                                                            sel_alu = 1;
                      end
                                                                            if(d) begin
                      else if(CLRF) begin
                                                                                ram_en = 1;
                          op = 8;
                                                                                sel_bus = 0;
                          ram_en = 1;
                      end
                                                                            else begin
                      else if(CLRW) begin
                                                                                load_w = 1;
                          op = 8;
                          load_w = 1;
                                                                        end
                      end
                                                                        else if(MOVF) begin
                      else if(COMF) begin
                                                                            op = 5;
                          op = 9;
                                                                            sel alu = 1;
                          sel_alu = 1;
                                                                            if(d) begin
                          ram_en = 1;
                                                                                ram en = 1;
                      end
                                                                                sel_bus = 0;
350 ~
                      else if(DECF) begin
                          op = 7;
                                                                            else begin
                          sel_alu = 1;
                                                                                load_w = 1;
                          ram_en = 1;
                      end
                                                                        else if(MOVWF) begin
                      else if(INCF) begin
                                                                            sel_bus = 1;
                          op = 6;
                                                                            if(addr_port_b)begin
                          sel_alu = 1;
                                                                                load_port_b = 1;
```

else begin

else if(SUBWF) begin

op = 1; sel_alu = 1;

end

 $ram_en = 1;$

if(d) begin

else begin

end

365

 $load_w = 1;$

 $ram_en = 1;$

sel_bus = 0;

400

```
401
                          if(d) begin
                                                                     else if(ASRF) begin
                              ram_en = 1;
                                                                         sel_alu = 1;
                             sel_bus = 0;
                                                                         sel_ram_mux = 0;
                                               438
                                                                         op = 4'hA;
                          else begin
                                                                         if(d)begin
                             load_w = 1;
                                               440
                                                                             sel_bus = 0;
                                               441
                                                                             ram_en = 1;
                     end
                                               442
                     else if(XORWF) begin
                                                                         else begin
                         op = 4;
                                                                             load_w = 1;
411
                         sel_alu = 1;
412
                         if(d) begin
413
                              ram_en = 1;
                                                                     else if(LSLF) begin
                             sel_bus = 0;
                                                                         sel_alu = 1;
415
                                                                         sel_ram_mux = 0;
                         else begin
                                                                         op = 4'hB;
417
                             load_w = 1;
                                                                         if(d)begin
                                                                             sel_bus = 0;
                     end
                                                                             ram_en = 1;
                     else if(BCF)begin
421
                         sel_alu = 1;
                                                                         else begin
422
                         sel_ram_mux = 1;
                                                                             load_w = 1;
423
                         op = 5;
424
                         sel_bus = 0;
425
                                                                     end
                         ram_en = 1;
                                                                     else if(LSRF) begin
426
                     end
                                                                         sel_alu = 1;
                     else if(BSF)begin
                                                                         sel_ram_mux = 0;
                          sel_alu = 1;
429
                                                                         op = 4'hC;
                         sel_ram_mux = 2;
                         op = 5;
                                                                         if(d)begin
                                                                             sel_bus = 0;
                          sel_bus = 0;
                                                                             ram_en = 1;
                          ram_en = 1;
                     end
```


```
else begin
                                                                                ram_en = 1;
                            load_w = 1;
                                                                            else begin
470
                     end
                                                                               load_w = 1;
                     else if(RLF) begin
                         sel_alu = 1;
                                                                        end
                         sel_ram_mux = 0;
474
                         op = 4'hD;
                                                                        else if(CALL) begin
                         if(d)begin
                                                                            push = 1;
476
                             sel_bus = 0;
                                                                        end
                             ram_en = 1;
                                                  511
                                                                        ns = T5;
478
                                                  512
                                                                    end
479
                         else begin
                                                  513
                                                                    T5: begin
                             load_w = 1;
                                                                        if(GOTO) begin
                                                                            sel_pc = 2'b01;
                     end
                                                                            load_pc = 1;
                     else if(RRF) begin
                                                  517
                                                                        end
                         sel_alu = 1;
                                                                        else if(CALL)begin
                         sel ram mux = 0;
                                                                            sel_pc = 2'b01;
                         op = 4'hE;
                                                                            load_pc = 1;
                         if(d)begin
                                                  521
                                                                        end
                             sel_bus = 0;
                                                                        else if(RETURN) begin
                             ram_en = 1;
                                                                            pop = 1;
                                                                            sel_pc = 2'b10;
                         else begin
                                                                            load_pc = 1;
                             load_w = 1;
                                                                        end
                                                                        else if(BRA) begin
                     end
                                                                            load pc = 1;
                     else if(SWAP) begin
                                                                            sel_pc = 3;
                         sel_alu = 1;
                         sel_ram_mux = 0;
                                                                        else if(BRW) begin
                         op = 4'hF;
                                                                            load_pc = 1;
                         if(d)begin
                             sel_bus = 0;
                                                                            sel_pc = 4;
```

```
end
                    ns = T6;
                end
                T6: begin
                    load_ir = 1;
                    if(GOTO || CALL || RETURN || BRA || BRW) begin
                        reset_ir = 1;
                    else if(DECFSZ)begin
                        op = 7;
                        sel_alu = 1;
                        if(aluout_zero)begin
                           reset_ir = 1;
                        if(d)begin
548
                           sel_bus = 0;
                            ram_en = 1;
                           load_w = 1;
                    else if(INCFSZ) begin
                        op = 6;
                        sel_alu = 1;
                        if(aluout_zero)begin
                          reset_ir = 1;
                        if(d)begin
                           sel_bus = 0;
                           ram_en = 1;
                                 load_w = 1;
                        end
                        else if(BTFSC || BTFSS)begin
570
                            if( btfsc_btfss_skip_bit )begin
                                 reset_ir = 1;
574
                        end
575
                        ns = T4;
576
                   end
578
          end
579 endmodule
```

```
onerror {resume}
 quietly WaveActivateNextPane {} 0
 add wave -noupdate -divider {pipeline test 1}
 add wave -noupdate -format Literal -radix Unsigned
                                                    /testbench/clk
 add wave -noupdate -format Logic -radix decimal
                                                    /testbench/reset
 add wave -noupdate -format Literal -radix Unsigned
                                                     /testbench/cpu_test/w_q
 add wave -noupdate -format Literal -radix Unsigned
                                                  /testbench/cpu_test/single_port_ram_128x8_1/ram\[37\]
   onerror {resume}
  quietly WaveActivateNextPane {} 0
  add wave -noupdate -divider {pipeline test 2}
6 add wave -noupdate -format Literal -radix Unsigned
                                                                 /testbench/clk
  add wave -noupdate -format Logic -radix decimal
                                                                 /testbench/reset
   add wave -noupdate -format Literal -radix Unsigned
                                                                  /testbench/cpu_test/w_q
```

● 模擬結果與結果說明:

測試程式1



● 結論與心得:

本次作業是上課練習的其中一個部分,上課練習測試程式 3 時因為沒有發現指令判斷錯誤,所以結果一直是錯的,好在助教很耐心的教我一步一步確認是從哪邊發生錯誤,最後終於成功發現之前的 return 判斷錯誤,修改過後就正常了,十分感激助教的耐心與鼓勵。進行測試程式 2 時很快地就產生正確的結果,但是到了測試程式 1 就又發生問題了。一開始以為是brw 跳到錯誤的位址,但是經過計算之後發現測試程式 1 中的 brw 指令剛好不會跳去其他位址,於是矛頭就指向 Islf 和 Isrf,發現 Islf 都沒有被 enable,經過一連串的尋找才發現程式裡面 sel_pc 的 bit 數不足,overflow 造成 brw 指令多跳了一個指令,修改過後就能正常行。在完成的過程中,重新去回顧之前做的所有的指令,了解每一個指令的流程及資料的變化,讓我對整學期的教學內容有更深刻的理解,謝謝老師的用心教學和助教的詳細講解!