
# 暫存器定址指令




# 舊架構圖



National Taiwan Ocean University
Department of Computer Science & Information Engineering

## 新架構圖



## 指令資料流

49個指令分成八個類別, 從八個類別中各挑出部分指令做控制訊號及資料流向範例。

各指令執行所需時間不盡相同,大致上可由類別區分:


- 一個時間週期: Literal Operations、Inherent Operations。
- 兩個時間週期:
  Byte-oriented File Register Operations、Bit-oriented File Register Operations、Bit-oriented Skip Operations。
- 三個時間週期:
  Byte-oriented Skip Operations、Control Operations、C-Compiler Optimized。

 $T_1 \cdot T_2 \mathcal{A} T_3$  擷取階段,控制訊號均相同,如下表所示。


狀態	動作	控制訊號
$T_1$	MAR←PC	load_mar
$T_2$	PC <b>←</b> PC+1	sel_pc; load_pc
$T_3$	IR←ROM[MAR]	load_ir




#### Fetch T1




#### Fetch T2



#### Fetch T3




#### **ALU**



```
//ALU
always_comb
begin
    case (op)
        4'h0:
                  alu out = mux 1 out[7:0] + w q;
        4'h1:
                  alu out = mux 1 out[7:0] - w q;
        4'h2:
                  alu out = mux 1 out[7:0] & w q;
        4'h3:
                  alu out = mux 1 out[7:0] | w q;
        4'h4:
                  alu out = mux 1 out[7:0] ^ w q;
        4'h5:
                  alu out = mux 1 out[7:0];
        4'h6:
                  alu out = mux 1 out[7:0]+1;
        4'h7:
                  alu out = mux 1 out[7:0]-1;
        4'h8:
                  alu out = 0;
        4'h9:
                  alu out = \sim mux 1 out[7:0];
        4'hA:
                  alu out = {mux 1 out[7], mux 1 out[7:1]};
        4'hB:
                  alu out = {mux 1 out[6:0], 1'b0};
        4'hC:
                  alu out = \{1'b0, mux 1 out[7:1]\};
                  alu out = {mux 1 out[6:0], mux 1 out[7]};
        4'hD:
                  alu out = {mux 1 out[0], mux 1 out[7:1]};
        4'hE:
                  alu out = {mux 1 out[3:0], mux 1 out[7:4]};
        4'hF:
        default:
                  alu out = mux 1 out[7:0] + w q;
    endcase
end
```




#### **SRAM**



```
module single port ram 128x8(
    input [7:0]data,
    input [6:0]addr,
    input ram en,
    input clk,
    output logic [7:0] q
);
    // Declare the RAM variable
    //reg [DATA WIDTH-1:0] ram[2**ADDR WIDTH-1:0];
    logic [7:0] ram[127:0];
    always_ff @(posedge clk)
    begin
        // Write
        if (ram en)
            ram[addr] <= data;</pre>
    end
    // Continuous assignment implies read returns NEW data.
    // This is the natural behavior of the TriMatrix memory
    // blocks in Single Port mode.
    assign q = ram[addr];
endmodule
```




# Port\_b



```
always_ff @(posedge clk)
   if(rst) port_b_out <= 0;
   else if(load_port_b) port_b_out <= data_bus;</pre>
```



# MOVWF:將W的內容傳到F 00 0000 1fff ffff



#### **MOVWF PORTB**

狀態	動作	控制訊號
$\mathrm{T}_4$	F←W	sel_bus=1 if addr_port_b == 1: load_port_b == 0: if addr_port_b == 0: ram_en=1
$T_5$	無動作	無
$T_6$	無動作	無

assign addr\_port\_b = (ir\_q[6:0] == 7'h0d);



# BYTE-ORIENTED FILE REGISTER OPERATIONS



#### PIC16F1826 INSTRUCTION SET


Mner	Mnemonic, Description		Cycles 14-Bit Opcoo		Opcode		Status	Notes	
Opei	rands	Description	Cycles	MSB			LSB	Affected	110165
	BYTE-ORIENTED FILE REGISTER OPERATIONS								
ASRF	f, d	Arithmetic Right Shift	1	11	0111	dfff	ffff	Z	2
LSLF	f, d	Logical Left Shift	1	11	0101	dfff	ffff	Z	2
LSRF	f, d	Logical Right Shift	1	11	0110	dfff	ffff	Z	2
RLF	f, d	Rotate Left f	1	00	1101	dfff	ffff		2
RRF	f, d	Rotate Right f	1	00	1100	dfff	ffff		2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		2

#### Note

- 1: If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.
- 2: If this instruction addresses an INDF register and the MSb of the corresponding FSR is set, this instruction will require one additional instruction cycle.


#### **ASRF**

狀態	動作	控制訊號
$\mathrm{T}_4$	addr = ir[6:0]  d == 0: W <= alu_out  d == 1: RAM[addr] <= alu_out	sel_alu = 1 sel_ram_mux = 0 op = 4'hA  d == 0: load_w = 1  d == 1: sel_bus = 0 ram_en = 1




#### **LSLF**

狀態	動作	控制訊號
$\mathrm{T}_4$	addr = ir[6:0]  d == 0: W <= alu_out  d == 1: RAM[addr] <= alu_out	sel_alu = 1 sel_ram_mux = 0 op = 4'hB  d == 0: load_w = 1  d == 1: sel_bus = 0 ram_en = 1




## **LSRF**

狀態	動作	控制訊號
$\mathrm{T}_4$	addr = ir[6:0]  d == 0: W <= alu_out  d == 1: RAM[addr] <= alu_out	sel_alu = 1 sel_ram_mux = 0 op = 4'hC  d == 0: load_w = 1  d == 1: sel_bus = 0 ram_en = 1




#### **RLF**

狀態	動作	控制訊號
$\mathrm{T}_4$	addr = ir[6:0]  d == 0: W <= alu_out  d == 1: RAM[addr] <= alu_out	sel_alu = 1 sel_ram_mux = 0 op = 4'hD  d == 0: load_w = 1  d == 1: sel_bus = 0 ram_en = 1




#### **RRF**

狀態	動作	控制訊號
$\mathrm{T}_4$	addr = ir[6:0]  d == 0: W <= alu_out  d == 1: RAM[addr] <= alu_out	sel_alu = 1 sel_ram_mux = 0 op = 4'hE  d == 0: load_w = 1  d == 1: sel_bus = 0 ram_en = 1



#### **SWAPF**

狀態	動作	控制訊號
$\mathrm{T}_4$	addr = ir[6:0]  d == 0: W <= alu_out  d == 1: RAM[addr] <= alu_out	sel_alu = 1 sel_ram_mux = 0 op = 4'hF  d == 0: load_w = 1  d == 1: sel_bus = 0 ram_en = 1



## 上課實作:霹靂燈

#### 模擬

```
Port_b的值:
```

```
0000_0001 => 0000_0010=>0000_0100 => 0000_1000 => 0001_0000=>0010_0000 => 0100_0000 => 1000_0000=>0100_0000 => 0010_0000 => 0001_0000=>0000_1000 => 0000_0100 => 0000_0100 => 0000_0100=>00001
```

不斷重覆

```
#include
             <pl><pl6Lf1826.inc>
                                  ; Include file locate at def
                     0x25
temp
             equ
                     h'20'
countl
             equ
count2
             equ
                     h'21'
count3
                     h'22'
             Program start
                      0 \times 00
             orq
                                  ; reset vector
             clrf
                                  ; //ram[37]<=0
             clrw
                                  ; //w<=0
                                  ; //w<=1
             movlw
                                  ; //ram[37]<=0000 0001
             movwf
                      temp
                      PORTB
             movwf
                                  ; //ram[37] 左移並存到w
loopl
             lslf
                      temp, 1
                      temp, 0
             movf
             movwf
                      PORTB
            btfss
                      temp, 7
                                  ; //從0000_0001到1000_0000
             goto
                     loopl
                                  ; //ram[37]右移並存到w
loop2
             lsrf
                      temp, 1
                      temp, 0
                     PORTB
             movwf
             btfss
                     temp, 0
                                  ; //從10000 0000到0000 0001
             goto
                      loop2
                     loopl
             goto
             end
```

#### 燒錄

```
#include
            <pl><pl6Lf1826.inc>
                                  ; Include file locate at de:
                    0x25
temp
                    h'20'
count1
            equ
                    h'21'
count2
            Program start
                                 ; reset vector
            clrf
                                  ; //ram[37]<=0
            clrw
                                  : //w<=0
                                 ; //ram[37]<=0000_0001
                                 ; //ram[37]左移並存到w
loopl
                     temp, 1
            movf
                     temp.0
                     PORTB
                     . 3
            movlw
delayl
                     count2
            clrf
delay2
                     count3
delay3
            decfsz
                    count3,1
                    count2.1
            decfsz
                     delay2
            decfaz
                    count1.1
            btfss
                     temp, 7
                                  ; //從0000 0001到1000 0000
                     loopl
100p2
                     temp, 1
                                 ; //ram[37]右移並存到w
            larf
                     temp, 0
            movwf
                     PORTB
            movlw
                     .3
            movwf
                    count1
delayl
            clrf
                     count2
delay2
            clrf
                     count3
delay3
                    count3,1
            decfsz
            goto
                    delav3
            decfsz
                    count2,1
                     delay2
            goto
                    count1,1
                     delayl
            btfss
                    temp, 0
                                  ; //從10000 0000到0000 0001
                    100p2
            goto
                    loopl
            end
```

#### Module的output請換成port\_b\_out

