

注意

- 1. 繳交時一律轉 PDF 檔
- 2. 一人繳交一份
- 3. 檔名:學號_HW?.pdf 檔名請按照作業檔名格 式進行填寫 未依照格式不予批改

2022/12/5

實驗十一

暫存器定址指令

姓名:張銀軒 學號:00957050

班級:資工3A

E-mail: 00957050@mail.ntou.edu.tw


2022/12/5

● 實驗說明:


- 1. 如圖所示,設計一個架構實現條件跳躍指令
- 輸入: clk, reset
 輸出: w_q[7:0]

請務必按照規定的 input 及 output 來做

請建一個 MPLAB 專案,打入下方給的組合語言 code,BUILD 並生成 HEX 檔,再將 HEX 轉成 Program_Rom,模擬結果請參考下方的圖



組合語言



模擬結果

● 系統架構程式碼、測試資料程式碼與程式碼說明 截圖請善用 win+shift+S

```
module Program_Rom(
       output logic [13:0] Rom_data_out,
       input [10:0] Rom_addr_in
       logic [13:0] data;
       always_comb
               case (Rom_addr_in)
                   10'h0 : data = 14'h01A5;
                   10'h1 : data = 14'h0103;
                   10'h2 : data = 14'h3028;
                   10'h3 : data = 14'h00A5;
                   10'h4 : data = 14'h37A5;
                   10'h5 : data = 14'h0D25;
                   10'h6 : data = 14'h36A5;
                   10'h7 : data = 14'h3525;
                   10'h8 : data = 14'h0CA5;
                   10'h9 : data = 14'h0E25;
                   10'ha : data = 14'h280A;
                   10'hb : data = 14'h3400;
                   10'hc : data = 14'h3400;
                   default: data = 14'h0;
               endcase
           end
        assign Rom_data_out = data;
29 endmodule
```

```
module single_port_ram_128x8(
    input [7:0]data,
    input [6:0]addr,
    input ram_en,
    input clk,
    output logic [7:0] ram_out

7 );

8    // Declare the RAM variable
    //reg [DATA_WIDTH-1:0] ram[2**ADDR_WIDTH-1:0];

10    logic [7:0] ram[127:0];

11    always_ff @(posedge clk)
    begin
    // Write
    if (ram_en)
        ram[addr] <= data;

17    end

18

19    // Continuous assignment implies read returns NEW data.
20    // This is the natural behavior of the TriMatrix memory
21    // blocks in Single Port mode.

22
23    assign ram_out = ram[addr];
24    endmodule
25
26</pre>
```

```
module ALU (
      input [3:0] op,
      input [7:0] w_q, mux1_out,
      output logic [7:0] alu_q
6 always_comb
      case(op)
         4'h0: alu_q = mux1_out[7:0] + w_q;
         4'h1: alu_q = mux1_out[7:0] - w_q;
         4'h2: alu_q = mux1_out[7:0] & w_q;
         4'h3: alu_q = mux1_out[7:0] | w_q;
         4'h4: alu_q = mux1_out[7:0] ^ w_q; //XOR
         4'h5: alu_q = mux1_out[7:0];
         4'h6: alu_q = mux1_out[7:0] + 1;
         4'h7: alu_q = mux1_out[7:0] - 1;
         4'h8: alu_q = 0;
         4'h9: alu_q = ~mux1_out[7:0];
         4'hA: alu_q = { mux1_out[7],mux1_out[7:1] };
         4'hB: alu_q = { mux1_out[6:0], 1'b0 };
         4'hC: alu_q = { 1'b0, mux1_out[7:1] };
         4'hD: alu_q = { mux1_out[6:0], mux1_out[7] };
         4'hF: alu_q = { mux1_out[3:0], mux1_out[7:4] }; //{m7, m6,...m4, m3,...m0} => {m3,...m0, m7, m6,...m4}
         default: alu_q = mux1_out[7:0] + w_q;
      endcase
```

```
1 module cpu (
        input clk,
        input reset,
        output logic [7:0] port_b_out
        logic [13:0] rom_q, ir_q;
        logic [10:0] pc_next, pc_q, mar_q;
        logic load_pc, load_mar, load_ir, reset_ir, load_w, sel_pc, ram_en, sel_alu, d, sel_bus;
        logic load_port_b;
        logic [3:0] ps,ns;
        logic [7:0] w_q, alu_q, ram_out, mux1_out, bcf_mux, bsf_mux, ram_mux;
        logic [7:0] databus;
        logic [3:0] op;
        logic [5:0] opcode;
        logic [2:0] sel_bit;
        logic [1:0] sel_ram_mux;
        always_comb begin
            if(sel_pc) begin
                pc_next = ir_q;
            end
            else begin
                pc_next = pc_q + 1;
        always_ff @( posedge clk ) begin
           if(reset)
                pc_q <= 0;
            else if(load_pc)
                pc_q <= pc_next;</pre>
        always_ff @( posedge clk ) begin
            if(load_mar)
                mar_q <= pc_q;</pre>
        Program_Rom ROM_1(
            .Rom_addr_in(mar_q),
            .Rom_data_out(rom_q)
        always_ff @( posedge clk ) begin
            if(reset)
                ir_q <= 0;
```

```
else if(load ir)
        ir_q <= rom_q;</pre>
end
single_port_ram_128x8 single_port_ram_128x8_1(
    .data(databus),
    .addr(ir_q[6:0]),
    .ram_en(ram_en),
    .clk(clk),
    .ram_out(ram_out)
assign sel_bit = ir_q[9:7];
always_comb begin
    case (sel_bit)
        3'b000: bcf_mux = ram_out & 8'b1111_1110;
        3'b001: bcf_mux = ram_out & 8'b1111_1101;
        3'b010: bcf_mux = ram_out & 8'b1111_1011;
        3'b011: bcf_mux = ram_out & 8'b1111_0111;
       3'b100: bcf_mux = ram_out & 8'b1110_1111;
        3'b101: bcf_mux = ram_out & 8'b1101_1111;
        3'b110: bcf_mux = ram_out & 8'b1011_1111;
        3'b111: bcf_mux = ram_out & 8'b0111_1111;
always_comb begin
   case (sel_bit)
       3'b000: bsf_mux = ram_out | 8'b0000_0001;
        3'b001: bsf_mux = ram_out | 8'b0000_0010;
        3'b010: bsf_mux = ram_out | 8'b0000_0100;
       3'b011: bsf_mux = ram_out | 8'b0000_1000;
        3'b100: bsf_mux = ram_out | 8'b0001_0000;
        3'b101: bsf_mux = ram_out | 8'b0010_0000;
        3'b110: bsf_mux = ram_out | 8'b0100_0000;
        3'b111: bsf_mux = ram_out | 8'b1000_0000;
end
always_comb begin
    case (sel_ram_mux)
        0: ram_mux = ram_out;
        1: ram_mux = bcf_mux;
        2: ram_mux = bsf_mux;
```

```
always_comb begin
    if(sel_alu) begin
        mux1_out = ram_mux;
    else begin
        mux1_out = ir_q;
    end
end
assign d = ir_q[7];
assign MOVLW = (ir_q[13:8] = 6'h30);
assign ADDLW = (ir_q[13:8]==6'h3E);
assign IORLW = (ir_q[13:8]==6'h38);
assign ANDLW = (ir_q[13:8]==6'h39);
assign SUBLW = (ir_q[13:8]==6'h3C);
assign XORLW = (ir_q[13:8]==6'h3A);
assign ADDWF = (ir_q[13:8]==6'h07);
assign ANDWF = (ir_q[13:8]==6'h05);
assign CLRF = (ir_q[13:8]==6'h01 \&\& d==1);
assign CLRW = (ir_q[13:4]==10'h010 && ir_q[3:2]==2'h0);
assign COMF = (ir_q[13:8]==6'h09);
assign DECF = (ir_q[13:8]==6'h03);
assign GOTO = (ir_q[13:11]==3'b101);
assign INCF = (ir_q[13:8]==6'h0A);
assign IORWF = (ir_q[13:8]==6'h04);
assign MOVF = (ir_q[13:8] == 6'h08);
assign MOVWF = (ir_q[13:8]==6'h00 && ir_q[7]==1'b1);
assign SUBWF = (ir_q[13:8]==6'h02);
assign XORWF = (ir_q[13:8]==6'h06);
          BCF = (ir_q[13:12]==2'b01 && ir_q[11:10]==2'b00);
assign
        BSF = (ir_q[13:12]==2'b01 && ir_q[11:10]==2'b01);
assign
assign BTFSC = (ir_q[13:12]==2'b01 && ir_q[11:10]==2'b10);
assign BTFSS = (ir_q[13:12]==2'b01 && ir_q[11:10]==2'b11);
assign DECFSZ = (ir_q[13:8]==6'h0B);
assign INCFSZ = (ir_q[13:8]==6'h0F);
assign btfsc skip bit = (ram out[ir q[9:7]]==0);
assign btfss_skip_bit = (ram_out[ir_q[9:7]]==1);
assign btfsc_btfss_skip_bit = (BTFSC&btfsc_skip_bit) |
                               (BTFSS&btfss_skip_bit);
assign
         ASRF = (ir_q[13:8]==6'h37);
         LSLF = (ir_q[13:8]==6'h35);
assign LSRF = (ir_q[13:8]==6'h36);
assign RLF = (ir_q[13:8]==6'h0D);
```

```
RRF = (ir_q[13:8] = 6'h0C);
         SWAP = (ir_q[13:8]==6'h0E); //{m7, m6,...m4, m3,...m0} => {m3,...m0, m7, m6,...m4}
assign
ALU ALU_1(
    .op(op),
    .w_q(w_q),
    .mux1_out(mux1_out),
    .alu_q(alu_q)
assign aluout_zero = (alu_q == 0);
always_ff @( posedge clk ) begin
    if(load_w)
        w_q <= alu_q;</pre>
always_comb begin
    if(sel_bus) begin
        databus = w_q;
    else begin
        databus = alu_q;
    end
//Port b
always_ff @( posedge clk ) begin
   if(reset) begin
        port_b_out <= 0;</pre>
    end
    else if(load_port_b) begin
        port_b_out <= databus;</pre>
assign addr_port_b = (ir_q[6:0] == 7'h0D);
//controller
parameter T0 = 0;
parameter T1 = 1;
parameter T3 = 3;
parameter T4 = 4;
parameter T5 = 5;
always_ff @( posedge clk ) begin
    if(reset) ps <= 0;</pre>
```

```
else ps <= ns;
always_comb begin
   sel_alu = 0;
    sel_pc = 0;
    load_mar = 0;
    load_pc = 0;
   reset_ir = 1;
    load_ir = 0;
   load_w = 0;
   ram_en = 0;
   op =0;
   sel_ram_mux = 0;
   sel_bus = 0;
   load_port_b = 0;
   ns=0;
   case(ps)
        T0: begin
        T1: begin
           load_mar = 1;
           load_pc = 0;
           reset_ir = 0;
           load_ir = 0;
           load_w = 0;
       T2: begin
            sel_pc = 0;
            load_mar = 0;
           load_pc = 1;
           reset_ir = 0;
            load_ir = 0;
           load_w = 0;
            ns = T3;
        T3: begin
           load_mar = 0;
            load_pc = 0;
           reset_ir = 0;
            load_ir = 1;
            load_w = 0;
            ns = T4;
        end
        T4: begin
            load_mar = 0;
            load_pc = 0;
           reset_ir = 0;
```

```
load_ir = 0;
if(MOVLW) begin
   sel_alu = 0;
   op = 5;
    load_w = 1;
else if(ADDLW) begin
   sel_alu = 0;
   op = 0;
    load_w = 1;
end
else if(IORLW) begin
   sel_alu = 0;
    op = 3;
    load_w = 1;
end
else if(ANDLW) begin
  sel_alu = 0;
   op = 2;
   load_w = 1;
else if(SUBLW) begin
   sel_alu = 0;
   op = 1;
    load_w = 1;
else if(XORLW) begin
   sel_alu = 0;
   op = 4;
    load_w = 1;
else if(GOTO) begin
    sel_pc = 1;
    load_pc = 1;
else if(ADDWF) begin
   op = 0;
   sel_alu = 1;
   if(d) begin
       ram_en = 1;
    end
    else begin
       load_w = 1;
else if(ANDWF) begin
   op = 2;
```

```
sel_alu = 1;
301
                         if(d) begin
302
303
                            ram_en = 1;
304
                         end
                         else begin
305
                        load_w = 1;
306
307
                         end
308
                     end
                     else if(CLRF) begin
309
310
                        op = 8;
311
                        ram_en = 1;
312
                     end
313
                     else if(CLRW) begin
314
                         op = 8;
315
                        load_w = 1;
316
                     end
317
                     else if(COMF) begin
318
                        op = 9;
319
                        sel_alu = 1;
320
                        ram_en = 1;
321
                     end
                     else if(DECF) begin
322
323
                        op = 7;
324
                         sel_alu = 1;
325
                        ram_en = 1;
326
                     end
327
328
                     else if(INCF) begin
329
                         op = 6;
330
                         sel_alu = 1;
331
                         if(d) begin
332
                            ram_en = 1;
                            sel_bus = 0;
333
```

```
334
                           end
335
                           else begin
                               load_w = 1;
336
337
                           end
338
                       end
                       else if(IORWF) begin
339
340
                           op = 3;
                           sel alu = 1;
341
                           if(d) begin
342
343
                               ram_en = 1;
344
                               sel_bus = 0;
345
                           end
                           else begin
346
347
                               load w = 1;
                           end
348
349
                       end
                       else if(MOVF) begin
350
                           op = 5;
351
                           sel_alu = 1;
352
                           if(d) begin
353
354
                               ram en = 1;
                               sel bus = 0;
355
356
                           end
357
                           else begin
                               load_w = 1;
358
359
                           end
360
                       end
                       else if(MOVWF) begin
361
362
                           sel bus = 1;
                           if(addr_port_b)begin
363
                               load_port_b = 1;
364
365
                           end
                           else begin
366
```

```
367
                               ram_en = 1;
                           end
368
369
                       end
370
                       else if(SUBWF) begin
371
                           op = 1;
372
                           sel alu = 1;
373
                           if(d) begin
374
                               ram en = 1;
375
                               sel bus = 0;
376
                           end
377
                           else begin
                               load w = 1;
378
379
                           end
                       end
380
                       else if(XORWF) begin
381
382
                           op = 4;
                           sel alu = 1;
383
                           if(d) begin
384
                               ram en = 1;
385
386
                               sel_bus = 0;
387
                           end
388
                           else begin
389
                               load w = 1;
390
                           end
391
                       end
                       else if(BCF)begin
392
393
                           sel_alu = 1;
394
                           sel_ram_mux = 1;
395
                           op = 5;
396
                           sel_bus = 0;
397
                           ram_en = 1;
398
                       end
                       else if(BSF)begin
399
                           sel_alu = 1;
400
```

```
401
                           sel_ram_mux = 2;
402
                           op = 5;
                           sel_bus = 0;
403
404
                           ram en = 1;
405
                      end
                      else if(BTFSC || BTFSS)begin
406
                           if( btfsc_btfss_skip_bit )begin
407
                               load_pc = 1;
408
409
                               sel pc = 0;
410
                           end
411
                      end
412
                      else if(DECFSZ)begin
                           sel alu = 1;
413
414
                           op = 7;
                           if(aluout_zero)begin
415
                               load_pc = 1;
416
417
                               sel_pc = 0;
418
                           end
419
                           if(d)begin
420
                               ram_en = 1;
421
422
                               sel_bus = 0;
423
                           end
                           else begin
424
                               load w = 1;
425
426
                           end
427
                      end
                      else if(INCFSZ) begin
428
429
                           sel_alu = 1;
430
                           op = 6;
                           if(aluout_zero)begin
431
432
                               load_pc = 1;
433
                               sel_pc = 0;
```

```
434
435
                          if(d)begin
436
437
                              ram en = 1;
438
                              sel bus = 0;
439
440
                          else begin
441
                              load_w = 1;
442
                          end
443
                      end
444
445
                      else if(ASRF) begin
446
                          sel alu = 1;
447
                          sel_ram_mux = 0;
                          op = 4'hA;
448
449
                          if(d)begin
                               sel_bus = 0;
450
451
                              ram_en = 1;
452
                          end
453
                          else begin
454
                              load_w = 1;
455
                          end
456
                      end
457
                      if(LSLF) begin
                          sel_alu = 1;
458
459
                          sel_ram_mux = 0;
460
                          op = 4'hB;
                          if(d)begin
461
462
                               sel_bus = 0;
463
                              ram_en = 1;
464
                          end
465
                          else begin
                              load_w = 1;
466
```

```
467
                           end
                      end
468
                      if(LSRF) begin
469
470
                           sel_alu = 1;
471
                           sel ram mux = 0;
472
                          op = 4'hC;
473
                           if(d)begin
                               sel_bus = 0;
474
475
                               ram_en = 1;
476
                           end
477
                           else begin
478
                               load w = 1;
479
                           end
480
                      end
481
                      if(RLF) begin
                           sel_alu = 1;
482
483
                           sel_ram_mux = 0;
484
                          op = 4'hD;
485
                           if(d)begin
486
                               sel bus = 0;
487
                               ram_en = 1;
488
                           end
489
                           else begin
                               load_w = 1;
490
491
                           end
492
                      end
                      if(RRF) begin
493
494
                           sel_alu = 1;
495
                           sel_ram_mux = 0;
496
                          op = 4'hE;
497
                           if(d)begin
                               sel_bus = 0;
498
499
                              ram en = 1;
500
                           end
```


```
else begin
                             load_w = 1;
503
                                                      504
                     end
                     if(SWAP) begin
                                                      1 module testbench;
                         sel_alu = 1;
506
                         sel_ram_mux = 0;
                                                              logic clk,reset;
                         op = 4'hF;
508
                                                              logic [7:0] port_b_out;
                         if(d)begin
510
                             sel_bus = 0;
                                                              cpu cpu_test(
                             ram_en = 1;
                                                                   .clk(clk),
                         end
513
                         else begin
                                                                   .reset(reset),
                             load_w = 1;
                                                                   .port_b_out(port_b_out)
                         end
                                                              );
                     end
                                                     11
                     ns = T5;
                                                     12
                                                              always #10 clk = ~clk;
                 end
                                                     13
                                                              initial begin
                 T5: begin
                                                                  clk = 0; reset = 1;
                     ns = T6;
                                                                  #20 \text{ reset} = 0;
                 end
                 T6: begin
                                                                  #9000 $stop;
                     ns = T1;
                                                              end
                                                     18 endmodule
         end
527
    endmodule
```

```
onerror {resume}
quietly WaveActivateNextPane {} 0

add wave -noupdate -divider {1205}

add wave -noupdate -format Literal -radix decimal /testbench/cpu_test/clk
add wave -noupdate -format Literal -radix decimal /testbench/cpu_test/reset
add wave -noupdate -format Literal -radix Hexadecimal /testbench/cpu_test/w_q
add wave -noupdate -format Literal -radix Hexadecimal /testbench/cpu_test/single_port_ram_128x8_1/ram\[37\]
```

● 模擬結果與結果說明:



能夠依照 Program_Rom 的指令,做出正確的模擬(3028=>MOVLW 28,如上圖所示 w=28...)

● 結論與心得:

今天又增加了一些位移的指令,與此同時 ALU 也進行了擴充,有了前幾週的經驗,今天很快就找到自己的一個錯誤,但是還剩下一個錯誤,後來經過助教指導,才知道我的邏輯沒有寫錯,只是wave 檔選擇的線有誤,修正過後就是正確的波形圖,十分感謝助教的指導,今天的錯誤我會謹記在心。