

# 注意

- 1. 繳交時一律轉 PDF 檔
- 2. 一人繳交一份
- 3. 檔名:學號\_HW?.pdf 檔名請按照作業檔名格 式進行填寫 未依照格式不予批改

## 2022/12/19

## 實驗十四

## 進階組合語言

姓名:張銀軒 學號:00957050

班級:資工3A

E-mail: 00957050@mail.ntou.edu.tw

2022/12/19

## ● 實驗說明:

第一題:

```
■ 設計組合語言,用來顯示自己的學號,運行於PIC MCU上。

■ 輸出到PORT_B

C語言:
while (1)
{
    cout<< 0;
    cout<< 6;
    cout<< 5;
    cout<< 7;
    cout<< 0;
    cout<< 3;
    cout<< 3;
    cout<< 3;
    cout<< 3;
}
```

#### 第二題:

```
a 0x25 c 0x24 answer 0x23
answer = a * c;

int a = 5;
int c = 3;
int count = c;
int answer = 0;
while(1)

{
    answer = answer + a;
    count --;
    if(count==0) //decfsz
}

break;
}

cout << answer;
```


#### 第三題:

```
a 0x25 c 0x24 answer 0x23
                                  ■ 把answer輸出到PORT B
answer = a / c;
C語言: int count =0;
        int a = 21;
        int c = 3;
        int temp =0;
        while (1)
           a = a-c;
           count++;
                          //btfss a 7 判斷第8個bit是不是1
           if (a<0)
            {
               break;
            }
        }
           count --;
                          //count = a/c
           cout << count
           temp =0-a;
           mod = c-temp
           cout << mod
                           //a%c;
```

#### 第四題:

```
輾轉相除法(可以用迴圈暴力解)
a 0x25 b 0x24 answer(最大公因數) 0x23
int a = 36;
int c = 21;
int temp;
while (1)
11
   temp = a%c;
   a=c;
   c=temp;
   if(c<=0)
                //不能小於0,也不能等於0
                //先做btfss c,7 跳過代表小於0 再做 w = b; decf w; btfss w,7
                //跳過代表等於0 都沒跳過則都是goto同一個地方
      break;
}
cout <<a;
```

● 系統硬體架構方塊圖(接線圖):



系統架構程式碼、測試資料程式碼與程式碼說明 截圖請善用 win+shift+S

```
1 module ALU (
2    input [3:0] op,
3    input [7:0] w.g, mux_out,
4    output logic [7:0] alu_q
5 );
6 always_comb
7 begin
8    case(op)
9     4'h0: alu_q = mux1_out[7:0] + w_q;
10     4'h1: alu_q = mux1_out[7:0] - w_q;
11     4'h2: alu_q = mux1_out[7:0] & w_q;
12     4'h3: alu_q = mux1_out[7:0] & w_q;
13     4'h4: alu_q = mux1_out[7:0] | w_q;
14     4'h5: alu_q = mux1_out[7:0] | w_q;
15     4'h6: alu_q = mux1_out[7:0] + 1;
16     4'h7: alu_q = mux1_out[7:0] - 1;
17     4'h8: alu_q = wx1_out[7:0] - 1;
18     4'h9: alu_q = ~mux1_out[7:0];
19     4'h8: alu_q = { mux1_out[7:0];
20     4'h8: alu_q = { mux1_out[6:0], nux1_out[7:1] }; //ASRF arithmetic right shift
21     4'h0: alu_q = { mux1_out[6:0], nux1_out[7:1] }; //LSLF logical left shift
22     4'h0: alu_q = { mux1_out[6:0], mux1_out[7:1] }; //RRF rotate left f
23     4'h0: alu_q = { mux1_out[6:0], mux1_out[7:1] }; //RRF rotate left f
24     4'h6: alu_q = { mux1_out[3:0], mux1_out[7:1] }; //RRF rotate left f
25     4'h6: alu_q = { mux1_out[3:0], mux1_out[7:1] }; //RRF rotate left f
26     4'h6: alu_q = { mux1_out[7:0] + w_q; }
27     end
28     endcase
29     endmodule
```

```
1 module single_port_ram_128x8(
       input [7:0]data,
       input [6:0]addr,
       input ram_en,
       input clk,
       output logic [7:0] ram_out
       // Declare the RAM variable
       //reg [DATA_WIDTH-1:0] ram[2**ADDR_WIDTH-1:0];
       logic [7:0] ram[127:0];
       always_ff @(posedge clk)
       begin
           if (ram_en)
               ram[addr] <= data;</pre>
       end
       // Continuous assignment implies read returns NEW data.
       assign ram_out = ram[addr];
24 endmodule
```

```
• • •
       output logic [10:0] stack_out,
       input [10:0] stack_in,
       input push,
       input pop,
       input reset,
       input clk
       logic [3:0] stk_ptr;
       logic [10:0] stack [15:0];
       logic [3:0] stk_index;
       assign stk_index = stk_ptr + 1;
       assign stack_out = stack[stk_ptr];
       always_ff @( posedge clk ) begin
           if(reset) begin
               stk_ptr <= 4'b1111;
           end
           else if(push) begin
               stack[stk_index] <= stack_in;</pre>
               stk_ptr <= stk_ptr + 1;</pre>
           else if(pop) begin
               stk_ptr <= stk_ptr - 1;</pre>
           end
       end
29 endmodule
```

```
1 module cpu (
       input clk,
        input reset,
       output logic [7:0] port_b_out
       logic [13:0] rom_q, ir_q;
        logic [10:0] pc_next, pc_q, mar_q, k_change;
        logic load_pc, load_mar, load_ir, reset_ir, load_w, ram_en, sel_alu, d, sel_bus;
        logic load_port_b;
       logic [2:0] sel_pc;
       logic [3:0] ps,ns;
       logic [7:0] w_q, alu_q, ram_out, mux1_out, bcf_mux, bsf_mux, ram_mux;
       logic [7:0] databus;
       logic [3:0] op;
       logic [5:0] opcode;
       logic [2:0] sel_bit;
       logic [1:0] sel_ram_mux;
        logic pop, push;
       logic [10:0] stack_out;
       Stack Stack_1(
           .stack_out(stack_out),
            .stack_in(pc_q),
           .push(push),
            .pop(pop),
            .reset(reset),
            .clk(clk)
       assign w_change = \{3'b0, w_q\} - 1;
       assign k_change = {ir_q[8], ir_q[8], ir_q[8:0]}-1;
       always_comb begin
           if(sel_pc == 4) begin
                pc_next = pc_q + w_change;
            else if(sel_pc == 3) begin
                pc_next = pc_q + k_change;
            else if(sel_pc == 2) begin
               pc_next = stack_out;
            else if(sel_pc == 1) begin
               pc_next = ir_q;
           end
            else begin
               pc_next = pc_q + 1;
```

```
end
always_ff @( posedge clk ) begin
    if(reset)
        pc_q <= 0;
    else if(load_pc)
        pc_q <= pc_next;</pre>
always_ff @( posedge clk ) begin
    if(load_mar)
        mar_q <= pc_q;</pre>
Program_Rom ROM_1(
    .Rom_addr_in(mar_q),
    .Rom_data_out(rom_q)
always_ff @( posedge clk ) begin
    if(reset_ir)
        ir_q <= 0;
    else if(load_ir)
        ir_q <= rom_q;
single_port_ram_128x8 single_port_ram_128x8_1(
    .data(databus),
    .addr(ir_q[6:0]),
    .ram_en(ram_en),
    .clk(clk),
    .ram_out(ram_out)
assign sel_bit = ir_q[9:7];
always_comb begin
    case (sel_bit)
        3'b000: bcf_mux = ram_out & 8'b1111_1110;
        3'b001: bcf_mux = ram_out & 8'b1111_1101;
        3'b010: bcf_mux = ram_out & 8'b1111_1011;
        3'b011: bcf_mux = ram_out & 8'b1111_0111;
        3'b100: bcf_mux = ram_out & 8'b1110_1111;
```

```
3'b101: bcf mux = ram out & 8'b1101 1111;
        3'b110: bcf_mux = ram_out & 8'b1011_1111;
        3'b111: bcf_mux = ram_out & 8'b0111_1111;
    endcase
end
always_comb begin
   case (sel_bit)
       3'b000: bsf_mux = ram_out | 8'b0000_0001;
       3'b001: bsf_mux = ram_out | 8'b0000_0010;
       3'b010: bsf mux = ram out | 8'b0000 0100;
       3'b011: bsf_mux = ram_out | 8'b0000_1000;
       3'b100: bsf_mux = ram_out | 8'b0001_0000;
       3'b101: bsf_mux = ram_out | 8'b0010_0000;
        3'b110: bsf_mux = ram_out | 8'b0100_0000;
        3'b111: bsf_mux = ram_out | 8'b1000_0000;
end
always_comb begin
   case (sel_ram_mux)
       0: ram_mux = ram_out;
        1: ram_mux = bcf_mux;
        2: ram_mux = bsf_mux;
    endcase
always_comb begin
   if(sel_alu) begin
        mux1_out = ram_mux;
    else begin
        mux1_out = ir_q;
    end
end
assign d = ir_q[7];
assign MOVLW = (ir_q[13:8] = 6'h30);
assign ADDLW = (ir_q[13:8]==6'h3E);
assign IORLW = (ir_q[13:8]==6'h38);
assign ANDLW = (ir_q[13:8]==6'h39);
assign SUBLW = (ir_q[13:8]==6'h3C);
assign XORLW = (ir_q[13:8]==6'h3A);
assign ADDWF = (ir_q[13:8]==6'h07);
assign ANDWF = (ir_q[13:8]==6'h05);
assign CLRF = (ir_q[13:8]==6'h01 \&\& d==1);
```

```
assign
                CLRW = (ir q[13:4]==10'h010 \&\& ir q[3:2]==2'h0);
                COMF = (ir_q[13:8] == 6'h09);
        assign
                DECF = (ir_q[13:8]==6'h03);
        assign
154
        assign
                GOTO = (ir_q[13:11]==3'b101);
        assign INCF = (ir_q[13:8]==6'h0A);
        assign IORWF = (ir_q[13:8] == 6'h04);
        assign MOVF = (ir_q[13:8] == 6'h08);
        assign MOVWF = (ir_q[13:8]==6'h00 && ir_q[7]==1'b1);
        assign SUBWF = (ir_q[13:8]==6'h02);
        assign XORWF = (ir q[13:8]==6'h06);
       assign
                  BCF = (ir_q[13:12]==2'b01 && ir_q[11:10]==2'b00);
                  BSF = (ir_q[13:12]==2'b01 && ir_q[11:10]==2'b01);
        assign
        assign BTFSC = (ir_q[13:12]==2'b01 && ir_q[11:10]==2'b10);
        assign BTFSS = (ir_q[13:12]==2'b01 && ir_q[11:10]==2'b11);
        assign DECFSZ = (ir_q[13:8]==6'h0B);
       assign INCFSZ = (ir_q[13:8]==6'h0F);
        assign btfsc_skip_bit = (ram_out[ir_q[9:7]]==0);
        assign btfss_skip_bit = (ram_out[ir_q[9:7]]==1);
        assign btfsc_btfss_skip_bit = (BTFSC&btfsc_skip_bit) |
                                      (BTFSS&btfss_skip_bit);
                ASRF = (ir_q[13:8]==6'h37);
       assign
                LSLF = (ir_q[13:8]==6'h35);
        assign
                LSRF = (ir_q[13:8]==6'h36);
        assign
        assign
                RLF = (ir_q[13:8] == 6'h0D);
        assign
                 RRF = (ir_q[13:8] == 6'h0C);
        assign SWAP = (ir_q[13:8]==6'h0E); //\{m7, m6,...m4, m3,...m0\} => \{m3,...m0, m7, m6,...m4\}
       assign CALL = (ir_q[13:12]==2'b10 \&\& ir_q[11]==0);
        assign RETURN = (ir_q == 8);
       assign
                  BRA = (ir_q[13:12]==2'b11 \&\& ir_q[11:9]==3'b001);// relative branch
       assign
                  BRW = (ir_q[13:0]==14'h000B);
        assign
                  NOP = (ir_q[13:0]==14'h0000);
                                                    // no operation
        ALU ALU_1(
            .op(op),
            .w_q(w_q),
            .mux1_out(mux1_out),
            .alu_q(alu_q)
       assign aluout_zero = (alu_q == 0);
       always_ff @( posedge clk ) begin
            if(load_w)
               w_q <= alu_q;</pre>
```

```
always_comb begin
    if(sel_bus) begin
         databus = w_q;
    else begin
         databus = alu_q;
always_ff @( posedge clk ) begin
    if(reset) begin
         port_b_out <= 0;</pre>
    else if(load_port_b) begin
         port_b_out <= databus;</pre>
logic [3:0] ten,unit;
always_comb begin
    ten = port_b_out / 10;
    unit = port_b_out - ten * 10;
assign addr_port_b = (ir_q[6:0] == 7'h0D);
parameter T0 = 0;
parameter T1 = 1;
parameter T2 = 2;
parameter T3 = 3;
parameter T4 = 4;
parameter T6 = 6;
always_ff @( posedge clk ) begin
    if(reset) ps <= 0;</pre>
    else ps <= ns;
end
always_comb begin
    sel_alu = 0;
    sel_pc = 0;
    load_mar = 0;
    load_pc = 0;
    reset_ir = 0;
```

```
load_ir = 0;
load_w = 0;
ram_en = 0;
op = 0;
sel_ram_mux = 0;
sel_bus = 0;
load_port_b = 0;
ns=0;
push = 0;
pop = 0;
case(ps)
    T0: begin
    T1: begin
        load_mar = 1;
        sel_pc = 0;
        load_pc = 1;
    T2: begin
    T3: begin
        load_ir = 1;
        ns = T4;
    T4: begin
        load_mar = 1;
        sel_pc = 2'b00;
        load_pc = 1;
        if(GOTO) begin//to skip the following instruction in T4
            load_mar = 1;
        else if(MOVLW) begin
            sel_alu = 0;
            op = 5;
            load_w = 1;
        else if(ADDLW) begin
            sel_alu = 0;
            op = 0;
            load_w = 1;
        else if(IORLW) begin
            sel_alu = 0;
            op = 3;
            load_w = 1;
```

```
else if(ANDLW) begin
   sel_alu = 0;
   op = 2;
    load_w = 1;
else if(SUBLW) begin
   sel_alu = 0;
   op = 1;
   load_w = 1;
else if(XORLW) begin
   sel_alu = 0;
   op = 4;
   load_w = 1;
else if(ADDWF) begin
   op = 0;
   sel_alu = 1;
   if(d) begin
       ram_en = 1;
   else begin
       load_w = 1;
else if(ANDWF) begin
   op = 2;
    sel_alu = 1;
    if(d) begin
       ram_en = 1;
   else begin
```

```
334
                              load_w = 1;
335
                          end
336
                      end
337 ~
                      else if(CLRF) begin
338
                          op = 8;
339
                          ram_en = 1;
340
                      end
341 ~
                      else if(CLRW) begin
                          op = 8;
342
                          load_w = 1;
343
344
                      end
345 ~
                      else if(COMF) begin
346
                          op = 9;
                          sel_alu = 1;
347
348
                          ram_en = 1;
349
                      end
350 ~
                      else if(DECF) begin
351
                          op = 7;
                          sel_alu = 1;
352
353
                          ram_en = 1;
354
                      end
355
                      else if(INCF) begin
356 ~
                          op = 6;
357
358
                          sel alu = 1;
359 ~
                          if(d) begin
360
                              ram_en = 1;
                              sel_bus = 0;
361
                          end
362
363 ~
                          else begin
364
                              load_w = 1;
                          end
365
366
                      end
```

```
367
                      else if(IORWF) begin
368
                          op = 3;
369
                          sel_alu = 1;
370
                          if(d) begin
371
                               ram en = 1;
372
                              sel_bus = 0;
373
                          end
                          else begin
374
                               load_w = 1;
375
376
                          end
377
                      end
378
                      else if(MOVF) begin
379
                          op = 5;
                          sel alu = 1;
380
                          if(d) begin
381
                              ram_en = 1;
382
                              sel_bus = 0;
383
384
                          end
                          else begin
385
386
                               load w = 1;
387
                          end
                      end
388
389
                      else if(MOVWF) begin
390
                          sel bus = 1;
                          if(addr_port_b)begin
391
                               load_port_b = 1;
392
393
                          end
394
                          else begin
395
                               ram_en = 1;
396
                          end
397
                      end
                      else if(SUBWF) begin
398
399
                          op = 1;
400
                          sel_alu = 1;
```

```
if(d) begin
401
                              ram_en = 1;
402
403
                              sel_bus = 0;
404
                          end
405
                          else begin
406
                              load w = 1;
407
                          end
408
                      end
                      else if(XORWF) begin
409
410
                          op = 4;
411
                          sel alu = 1;
412
                          if(d) begin
413
                             ram en = 1;
414
                              sel_bus = 0;
415
                          end
                          else begin
416
                             load_w = 1;
417
418
                          end
419
                      end
420
                      else if(BCF)begin
421
                          sel_alu = 1;
422
                          sel_ram_mux = 1;
423
                          op = 5;
424
                          sel bus = 0;
425
                          ram en = 1;
426
                      end
427
                      else if(BSF)begin
                          sel_alu = 1;
428
429
                          sel_ram_mux = 2;
430
                          op = 5;
431
                          sel_bus = 0;
432
                          ram_en = 1;
433
                      end
```

```
434
                      else if(ASRF) begin
435
                          sel_alu = 1;
436
437
                          sel ram mux = 0;
438
                          op = 4'hA;
439
                          if(d)begin
440
                              sel_bus = 0;
441
                              ram_en = 1;
442
                          end
443
                          else begin
444
                              load w = 1;
445
                          end
446
                      end
447
                      else if(LSLF) begin
                          sel_alu = 1;
448
449
                          sel ram mux = 0;
450
                          op = 4'hB;
451
                          if(d)begin
452
                              sel bus = 0;
453
                              ram_en = 1;
454
                          end
455
                          else begin
456
                              load_w = 1;
457
                          end
458
                      end
                      else if(LSRF) begin
459
460
                          sel_alu = 1;
461
                          sel_ram_mux = 0;
                          op = 4'hC;
462
463
                          if(d)begin
                              sel_bus = 0;
464
465
                              ram_en = 1;
466
                          end
```

```
467
                          else begin
468
                              load w = 1;
469
                          end
470
                      end
                      else if(RLF) begin
471
                          sel alu = 1;
472
473
                          sel_ram_mux = 0;
                          op = 4'hD;
474
475
                          if(d)begin
476
                             sel_bus = 0;
477
                             ram en = 1;
478
                          end
479
                          else begin
480
                              load_w = 1;
481
                          end
482
                      end
                      else if(RRF) begin
483
484
                          sel alu = 1;
485
                          sel ram mux = 0;
486
                          op = 4'hE;
487
                          if(d)begin
488
                             sel_bus = 0;
489
                             ram_en = 1;
490
                          end
                          else begin
491
492
                              load w = 1;
493
                          end
494
                      end
495
                      else if(SWAP) begin
496
                          sel_alu = 1;
497
                          sel_ram_mux = 0;
                          op = 4'hF;
498
                          if(d)begin
499
500
                              sel_bus = 0;
```

```
501
                               ram_en = 1;
502
                           end
                          else begin
503
504
                               load w = 1;
505
                           end
506
                      end
507
                      else if(CALL) begin
508
509
                          push = 1;
510
                      end
                      ns = T5;
511
512
                  end
513
                  T5: begin
                      if(GOTO) begin
514
                          sel_pc = 2'b01;
515
                          load_pc = 1;
516
                      end
517
                      else if(CALL)begin
518
                          sel_pc = 2'b01;
519
                          load pc = 1;
520
521
                      end
522
                      else if(RETURN) begin
523
                          pop = 1;
524
                          sel_pc = 2'b10;
                          load_pc = 1;
525
526
                      end
                      else if(BRA) begin
527
528
                          load_pc = 1;
                          sel_pc = 3;
529
                      end
530
531
                      else if(BRW) begin
                          load_pc = 1;
532
                          sel_pc = 4;
533
```

```
534
                      end
535
                      ns = T6;
536
                  end
                  T6: begin
537
                      load_ir = 1;
538
539
                      if(GOTO || CALL || RETURN || BRA || BRW) begin
                          reset ir = 1;
540
541
                      end
                      else if(DECFSZ)begin
542
543
                          op = 7;
544
                          sel_alu = 1;
                          if(aluout_zero)begin
545
                              reset_ir = 1;
546
547
                          end
                          if(d)begin
548
                              sel_bus = 0;
549
550
                              ram en = 1;
551
                          end
                          else begin
552
553
                              load_w = 1;
554
                          end
555
                      end
                      else if(INCFSZ) begin
556
557
                          op = 6;
                          sel alu = 1;
558
                          if(aluout_zero)begin
559
                              reset_ir = 1;
560
561
                          end
562
                          if(d)begin
563
                              sel_bus = 0;
564
                              ram_en = 1;
565
                          end
                          else begin
566
```

```
567
                                load_w = 1;
568
                           end
569
                       end
                       else if(BTFSC || BTFSS)begin
570
                           if( btfsc_btfss_skip_bit )begin
571
                                reset_ir = 1;
572
573
                           end
574
                       end
575
                       ns = T4;
576
                   end
577
              endcase
578
          end
     endmodule
579
```

## 第1題

```
- - X
C:\...\Program_Rom.asm
        #include
                   <pl>pl6Lf1826.inc>
              egu 0x25
        temp
               ___Program start
            org 0x00
                clrw
        loop
               movlw
                      PORTB
                movwf
                movlw
                      PORTB
                      PORTB
                movwf
                movlw
                      PORTB
                movwf
                movlw
                      PORTB
                      PORTB
                movwf
                movlw
                       PORTB
                movwf
                movlw
                movwf
                      PORTB
                goto
                end
```

```
1 module Program_Rom(
       output logic [13:0] Rom_data_out,
       input [10:0] Rom_addr_in
       logic [13:0] data;
       always_comb
           begin
               case (Rom_addr_in)
                   10'h0 : data = 14'h0103;
                   10'h1 : data = 14'h3000;
                   10'h2 : data = 14'h008D;
                   10'h3 : data = 14'h3000;
                   10'h4 : data = 14'h008D;
                   10'h5 : data = 14'h3009;
                   10'h6 : data = 14'h008D;
                  10'h7 : data = 14'h3005;
                  10'h8 : data = 14'h008D;
                  10'h9 : data = 14'h3007;
                   10'ha : data = 14'h008D;
                   10'hb : data = 14'h3000;
                  10'hc : data = 14'h008D;
                  10'hd : data = 14'h3005;
                  10'he : data = 14'h008D;
                   10'hf : data = 14'h3000;
                   10'h10 : data = 14'h008D;
                  10'h11 : data = 14'h2801;
                   10'h12 : data = 14'h3400;
                   10'h13 : data = 14'h3400;
                   default: data = 14'h0;
               endcase
         end
        assign Rom_data_out = data;
36 endmodule
```

```
onerror {resume}
quietly WaveActivateNextPane {} 0

add wave -noupdate -divider {student number to port_b_out}

add wave -noupdate -format Literal -radix Unsigned /testbench/clk

add wave -noupdate -format Logic -radix decimal /testbench/reset

add wave -noupdate -format Literal -radix Unsigned /testbench/cpu_test/port_b_out

add wave -noupdate -format Literal -radix Hexadecimal /testbench/cpu_test/ir_q
```

```
- - X
C:\...\Program_Rom.asm
        #include <pl6Lf1826.inc>
           equ 0x25
              equ 0x24
        answer equ 0x23
        count equ 0x22
        ;_____Program start
               org 0x00
               movlw .5 ; int a=5
               movwf a
               movlw .3 ; int c=3
movwf c
               ; int count=c
               movf c,0 ; move c to w
movwf count ; move w to count
               ; int answer = 0
               clrw ; w=0
               movwf answer ; answer=w
              movf a,0 ; w=a
addwf answer,1 ; answer= answer+w
        loop
               decfsz count
               goto loop
               movf answer, 0 ; w=answer
               movwf PORTB
                end
```

```
1 module Program_Rom(
       output logic [13:0] Rom_data_out,
       input [10:0] Rom_addr_in
   );
       logic [13:0] data;
       always_comb
           begin
               case (Rom_addr_in)
                   10'h0 : data = 14'h3005;
                   10'h1 : data = 14'h00A5;
11
12
                   10'h2 : data = 14'h3003;
13
                   10'h3 : data = 14'h00A4;
                   10'h4 : data = 14'h0824;
15
                   10'h5 : data = 14'h00A2;
                   10'h6 : data = 14'h0103;
                   10'h7 : data = 14'h00A3;
17
                   10'h8 : data = 14'h0825;
                   10'h9 : data = 14'h07A3;
                   10'ha : data = 14'h0BA2;
                   10'hb : data = 14'h2808;
21
22
                   10'hc : data = 14'h0823;
23
                   10'hd : data = 14'h008D;
                   10'he : data = 14'h3400;
25
                   10'hf : data = 14'h3400;
                   default: data = 14'h0;
               endcase
           end
        assign Rom_data_out = data;
32 endmodule
```

```
onerror {resume}
quietly WaveActivateNextPane {} 0

add wave -noupdate -divider {multiple two numbers}

add wave -noupdate -format Literal -radix Unsigned
add wave -noupdate -format Logic -radix decimal
add wave -noupdate -format Literal -radix Unsigned
testbench/cpu_test/port_b_out
```

```
C:\...\Program_Rom.asm
         #include <pl6Lf1826.inc>
             equ 0x25
                equ 0x24
         C
        count equ 0x23 ; ram[35]
temp equ 0x22 ; ram[34]
temp equ 0x21
mod equ 0x20
                Program start_
                org 0x00
                 ; int count = 0
                movlw .21; int a = 21
movwf a
                movlw .3 ; int c=3
                 movwf c
                 ; int temp = 0
                 movwf temp
               movf c,0 ; w = c
subwf a,1 ; a = a - w
         loop
                 incf count,1; count++
                 btfss a,7 ; if(a<0) break;
                 goto loop
                decf count, 1 ; count--
                 ; answer = a / c
                 movf count, 0 ; w = count
                 movwf answer ; answer = w
                 ; cout << count
                 movf count,0 ; w = count
movwf PORTB ; port_b = w
                 ; temp = 0 - a
                ; mod = c - temp
                 movf temp,0 ; w = temp
subwf c,0 ; w = c - w
movwf PORTB ; port_b = w
                 end
```

```
1 module Program_Rom(
       output logic [13:0] Rom_data_out,
       input [10:0] Rom_addr_in
   );
       logic [13:0] data;
       always_comb
           begin
               case (Rom_addr_in)
                   10'h0 : data = 14'h0103;
                   10'h1 : data = 14'h00A2;
                   10'h2 : data = 14'h3015;
                   10'h3 : data = 14'h00A5;
                   10'h4 : data = 14'h3003;
                   10'h5 : data = 14'h00A4;
                   10'h6 : data = 14'h0103;
                   10'h7 : data = 14'h00A1;
                   10'h8 : data = 14'h0824;
                   10'h9 : data = 14'h02A5;
                   10'ha : data = 14'h0AA2;
20
                   10'hb : data = 14'h1FA5;
                   10'hc : data = 14'h2808;
                   10'hd : data = 14'h03A2;
                   10'he : data = 14'h0822;
                   10'hf : data = 14'h00A3;
                   10'h10 : data = 14'h0822;
                   10'h11 : data = 14'h008D;
                   10'h12 : data = 14'h0825;
                   10'h13 : data = 14'h3C00;
                   10'h14 : data = 14'h00A1;
                   10'h15 : data = 14'h0821;
                   10'h16 : data = 14'h0224;
                   10'h17 : data = 14'h008D;
                   10'h18 : data = 14'h3400;
                   10'h19 : data = 14'h3400;
                   default: data = 14'h0;
               endcase
           end
        assign Rom_data_out = data;
42 endmodule
43
```

```
1 onerror {resume}
2 quietly WaveActivateNextPane {} 0
3
4 add wave -noupdate -divider {divide two numbers}
5
6 add wave -noupdate -format Literal -radix Unsigned
7 add wave -noupdate -format Logic -radix decimal
8 add wave -noupdate -format Literal -radix Unsigned
9 add wave -noupdate -format Literal -radix Unsigned
9 add wave -noupdate -format Literal -radix Unsigned
9 downward -noupdate -format Literal -radix Unsigned
1 /testbench/cpu_test/single_port_ram_128x8_1/ram\[35\]
1 /testbench/cpu_test/port_b_out
```

```
- - X
C:\...\Program_Rom.asm
          #include
                     <pl><plf1826.inc>
                               ; ram[38]
                 egu 0x26
          aTwo
                              ; ram[38]
; ram[37]
; ram[36]
; ram[35]
; ram[34]
; ram[33]
                   egu 0x25
                  equ 0x24
          C
          answer equ 0x23
          count equ 0x22
                 equ 0x21
equ 0x20
          temp
          mod
          cmOne equ 0x19
                               ; ram[31]
          ;_____Program start____
                   org 0x00
                   movlw .36; int a = 36
                   movwf a
                   movlw .21 ; int c = 21
                   movwf
                   ; int count = 0
                 clrw ; w = 0
          loopl
                   movwf count
                   ; aTwo = a
                   movf a,0 ; w = a
movwf aTwo ; aTwo = w
          ; loop for calculating mod
                  movf c,0 ; w = c
subwf aTwo,1 ; aTwo = aTwo - w
          loop2
                   incf count,1 ; count++
btfss aTwo,7 ; if(aTwo<0) break;</pre>
                   goto loop2
                   ; temp = a % c = aTwo + c
                   movf aTwo,0 ; w = aTwo
movwf temp ; temp = w
                   movf c,0 ; w = c addwf temp,1 ; temp = temp + w
                   ; a = c
                   movf c,0; w = c
movwf a ; a = w
                   ; c = temp
                   movf temp, 0 ; w = temp
movwf c ; c = w
                   ; if (c<=0) break
                   btfss c,7 ; skip if less than 0
                   goto check
                   goto final
                  movf c,0 ; w = c
movwf cmOne ; cmOne = w
          check
                   decf cmOne,1
btfss cmOne,7
                   goto loopl
                  movf a,0 ; w = a
movwf answer ; answer = a
          final
                   end
```

```
1 module Program_Rom(
       output logic [13:0] Rom_data_out,
       input [10:0] Rom_addr_in
       logic [13:0] data;
       always_comb
          begin
               case (Rom_addr_in)
                   10'h0 : data = 14'h3024;
                   10'h1 : data = 14'h00A5;
                   10'h2 : data = 14'h3015;
                   10'h3 : data = 14'h00A4;
                   10'h4 : data = 14'h0103;
                   10'h5 : data = 14'h00A2;
                  10'h6 : data = 14'h0825;
                  10'h7 : data = 14'h00A6;
                  10'h8 : data = 14'h0824;
                  10'h9 : data = 14'h02A6;
                  10'ha : data = 14'h0AA2;
                   10'hb : data = 14'h1FA6;
                   10'hc : data = 14'h2808;
                   10'hd : data = 14'h0826;
                   10'he : data = 14'h00A1;
                   10'hf : data = 14'h0824;
                   10'h10 : data = 14'h07A1;
                   10'h11 : data = 14'h0824;
                   10'h12 : data = 14'h00A5;
                   10'h13 : data = 14'h0821;
                   10'h14 : data = 14'h00A4;
                   10'h15 : data = 14'h1FA4;
                   10'h16 : data = 14'h2818;
                   10'h17 : data = 14'h281D;
                   10'h18 : data = 14'h0824;
                   10'h19 : data = 14'h0099;
                   10'h1a : data = 14'h0399;
                   10'h1b : data = 14'h1F99;
                   10'h1c : data = 14'h2804;
                   10'h1d : data = 14'h0825;
                   10'h1e : data = 14'h00A3;
                   10'h1f : data = 14'h3400;
                   10'h20 : data = 14'h3400;
                   default: data = 14'h0;
               endcase
        assign Rom_data_out = data;
49 endmodule
```

```
onerror {resume}
quietly WaveActivateNextPane {} 0

add wave -noupdate -divider {Euclidean}


add wave -noupdate -format Literal -radix Unsigned /testbench/cpu_test/single_port_ram_128x8_1/ram\[37\]
add wave -noupdate -format Literal -radix Unsigned /testbench/cpu_test/single_port_ram_128x8_1/ram\[36\]
add wave -noupdate -format Literal -radix Unsigned /testbench/cpu_test/single_port_ram_128x8_1/ram\[36\]
testbench/cpu_test/single_port_ram_128x8_1/ram\[36\]
/testbench/cpu_test/single_port_ram_128x8_1/ram\[36\]
```

### ● 模擬結果與結果說明:


#### 第1題

因為我的學號頭尾都是 0,所以輸出時比較看不出差別,但時實際上的確有依照我的學號 0->0->9->5->7->0->5->0 一直循環

5 後面都是 0,當中在做了 goto、因為 goto 的關係 ir\_q 是被 reset、把 w 的 值改成 0,把 w 的值 load 到 port\_b\_out、把 w 的值改成 0,把 w 的值 load 到 port\_b\_out、把 w 的值改成 9




### 第2題



如同題目要求,計算 5\*3, port\_b\_out 成功輸出結果

#### 第3題



如同題目要求,計算 21/3 的商(7)和餘數(0),並且輸出在 port\_b\_out。因為題目上方有 answer = a/c; 但是下方程式碼裡面卻沒有,所以我把 answer = a/c 的實作加在 count—後面,同時也在波型圖上呈現 answer(0x23=>ram[35])的值

#### 第4題

Eudidean								
→ dk	1							
reset	0							
<b>-</b> → ram[37]	3	36	21	15		)6		),3
+	0	21	(15	)(i	5	<u> </u>	3	)(0
ram[35]	3							3

a: ram[37]

c: ram[36]

answer: ram[35]

1. a = 36, c = 21, temp = 15

2. a = 21, c = 15, temp = 6

3. a = 15, c = 6, temp = 3

4. a = 6, c = 3, temp = 0

5. a = 3, c = 0, temp = 3 · 因為這時候 c=0 所以結束計算並且把答案(a) 輸出在 answer

### ● 結論與心得:

這次的作業很特別,雖然有 4 個小題,但是實際上是按部就班,從乘法、除法…一步一步慢慢讓我學會用組合語言模擬輾轉相除法。前 3 題都沒有遇到甚麼狀況,第 4 題的 if(c<=0) break; 真的讓我費煞苦心,想方設法都無法達到做完 2 次判斷之後再決定是否 break,所以最終只好先判斷<0,true 就直接 break,false 再去做=0 的判斷。