

2022/12/12

實驗十二

跳躍指令

姓名:張銀軒 學號:00957050

班級:資工3A

E-mail: 00957050@mail.ntou.edu.tw

注意

- 1. 繳交時一律轉 PDF 檔
- 2. 繳交期限為上完課後本周日晚上 11:59 前
- 3. 一人繳交一份
- 4. 檔名:學號_HW?.pdf 檔名請按照作業檔名格 式進行填寫

2022/12/12

● 實驗說明:

設計組合語言,用來顯示時鐘的「秒」,運行於PIC MCU上。由00數到59再歸00,並且不斷重複,將結果輸出於port_B上並以16進位顯示(10進位不算分)


請用 BRA 或 BRW 指令代替 GOTO 指令


加分:在課堂實作或補強時將此架構燒錄到 DE0 上的結果給助教檢查,即可加分。兩個七段顯示器分別顯示時鐘的秒之高低位數。接法如圖二

模擬用的組合語言不用加 delay 方便波形觀測

請交 MPLAB 中組合語言截圖、程式碼截圖與波形圖

系統硬體架構方塊圖(接線圖):





圖二、七段顯示器接法

系統架構程式碼、測試資料程式碼與程式碼說明 截圖請善用 win+shift+S

```
- - X
C:\...\Program_Rom.asm
                     equ 0x25
         temp
         templ
                    egu 0x24
         count1
                    egu h'20'
         count2
                    equ h'21'
         count3
                     equ h'22'
         ;Program start
                     org
                             0 \times 00
                                     ;reset vector
                             .60
         start
                     movlw
                                     ; w = 15
                                     ; ram[36] = w = 15
                     movwf
                             templ
                                     ; ram[37] <= 0
                     clrf
                             temp
                     clrw
         loopl
                     movf
                             temp, 0
                                    ; w = ram[37] = 1
                             PORTB
                                    ; PORTB = w = 1
                             temp, 1; ram[37] = w + ram[37] = 1 + 0 = 1
                     decfsz templ,1 ; if(ram[36]-1==0) -> line 23
                     bra loopl
                     bra start
                     end
 <
```

```
1 module ALU (
    input [3:0] op,
     input [7:0] w_q, mux1_out,
     output logic [7:0] alu_q
     case(op)
         4'h0: alu_q = mux1_out[7:0] + w_q;
         4'h1: alu_q = mux1_out[7:0] - w_q;
        4'h2: alu_q = mux1_out[7:0] & w_q;
        4'h3: alu_q = mux1_out[7:0] | w_q;
         4'h4: alu_q = mux1_out[7:0] ^ w_q; //XOR
        4'h5: alu_q = mux1_out[7:0];
        4'h6: alu_q = mux1_out[7:0] + 1;
        4'h7: alu_q = mux1_out[7:0] - 1;
        4'h8: alu_q = 0;
        4'h9: alu_q = ~mux1_out[7:0];
         4'hB: alu_q = { mux1_out[6:0], 1'b0 };
                                             //LSRF logical right shift
        4'hC: alu_q = { 1'b0, mux1_out[7:1] };
        4'hD: alu_q = { mux1_out[6:0], mux1_out[7] }; //RLF rotate left f
         4'hE: alu_q = { mux1_out[0], mux1_out[7:1] }; //RRF rotate right f
         4'hF: alu_q = { mux1_out[3:0], mux1_out[7:4] }; //{m7, m6,...m4, m3,...m0} => {m3,...m0, m7, m6,...m4}
         default: alu_q = mux1_out[7:0] + w_q;
```

```
1 module Program_Rom(
       output logic [13:0] Rom_data_out,
       input [10:0] Rom_addr_in
       logic [13:0] data;
       always_comb
          begin
               case (Rom_addr_in)
                   10'h0 : data = 14'h303C;
                   10'h1 : data = 14'h00A4;
                   10'h2 : data = 14'h01A5;
                   10'h3 : data = 14'h0103;
                   10'h4 : data = 14'h0825;
                   10'h5 : data = 14'h008D;
                   10'h6 : data = 14'h3001;
                   10'h7 : data = 14'h07A5;
                   10'h8 : data = 14'h0BA4;
                   10'h9 : data = 14'h33FA;
                   10'ha : data = 14'h33F5;
                   10'hb : data = 14'h3400;
                   10'hc : data = 14'h3400;
                   default: data = 14'h0;
               endcase
          end
        assign Rom_data_out = data;
29 endmodule
```

```
1 module sevenSegmentDecoder(
     output logic [6:0] signal,
     input [3:0]num
    always_comb
     begin
       case(num)
          4'd0 : signal =7'b100_0000;
          4'd1 : signal =7'b111_1001;
          4'd2 : signal =7'b010_0100;
         4'd3 : signal =7'b011_0000;
         4'd4 : signal =7'b001_1001;
         4'd5 : signal =7'b001_0010;
         4'd6 : signal =7'b000_0010;
         4'd7 : signal =7'b111_1000;
         4'd8 : signal =7'b000_0000;
         4'd9 : signal =7'b001_0000;
        4'd10 : signal =7'b000_1000;
        4'd11 : signal =7'b000 0011;
        4'd12 : signal =7'b100_0110;
        4'd13 : signal =7'b010_0001;
        4'd14 : signal =7'b000_0110;
         4'd15 : signal =7'b000_1110;
     endcase
     end
26 endmodule
```

```
output logic [10:0] stack_out,
input [10:0] stack_in,
input push,
input pop,
input reset,
input clk
logic [3:0] stk_ptr;
logic [10:0] stack [15:0];
logic [3:0] stk_index;
assign stk_index = stk_ptr + 1;
assign stack_out = stack[stk_ptr];
always_ff @( posedge clk ) begin
    if(reset) begin
        stk_ptr <= 4'b1111;
    else if(push) begin
        stack[stk_index] <= stack_in;</pre>
        stk_ptr <= stk_ptr + 1;</pre>
    else if(pop) begin
        stk_ptr <= stk_ptr - 1;
end
```

```
1 module testbench;
        logic clk,reset;
        logic [7:0] port_b_out;
        cpu cpu test(
            .clk(clk),
            .reset(reset),
            .port_b_out(port_b_out)
        );
11
        always #10 clk = ~clk;
        initial begin
13
            clk = 0; reset = 1;
            #20 \text{ reset} = 0;
            #110000 $stop;
17
        end
18 endmodule
```

```
1 module cpu (
      input clk,
       input reset,
      output logic [7:0] port_b_out
      logic [13:0] rom_q, ir_q;
      logic [10:0] pc_next, pc_q, mar_q;
      logic load_pc, load_mar, load_ir, reset_ir, load_w, ram_en, sel_alu, d, sel_bus;
      logic load_port_b;
      logic [1:0] sel_pc;
      logic [3:0] ps,ns;
      logic [7:0] w_q, alu_q, ram_out, mux1_out, bcf_mux, bsf_mux, ram_mux;
      logic [7:0] databus;
      logic [3:0] op;
      logic [5:0] opcode;
      logic [2:0] sel_bit;
      logic [1:0] sel_ram_mux;
      logic pop, push;
      logic [10:0] stack_out;
      logic [6:0] seg0, seg1;
      Stack Stack_1(
          .stack_out(stack_out),
          .stack_in(pc_q),
          .push(push),
          .pop(pop),
           .reset(reset),
           .clk(clk)
      assign w_change = {3'b0, w_q};
      assign k_change = {ir_q[8], ir_q[8], ir_q[8:0]};
      //mux 0 (select next PC address)
      always_comb begin
          if(sel_pc == 4) begin
              pc_next = pc_q + w_change;
          else if(sel_pc == 3) begin
              pc_next = pc_q + k_change;
          else if(sel_pc == 2) begin
              pc_next = stack_out;
          else if(sel_pc == 1) begin
              pc_next = ir_q;
```

```
else begin
        pc_next = pc_q + 1;
end
always_ff @( posedge clk ) begin
    if(reset)
        pc_q <= 0;
    else if(load_pc)
        pc_q <= pc_next;</pre>
end
always_ff @( posedge clk ) begin
    if(load_mar)
        mar_q <= pc_q;</pre>
Program_Rom ROM_1(
    .Rom_addr_in(mar_q),
    .Rom_data_out(rom_q)
always_ff @( posedge clk ) begin
    if(reset)
        ir_q <= 0;
    else if(load_ir)
        ir_q <= rom_q;</pre>
end
single_port_ram_128x8 single_port_ram_128x8_1(
    .data(databus),
    .addr(ir_q[6:0]),
    .ram_en(ram_en),
    .clk(clk),
    .ram_out(ram_out)
assign sel_bit = ir_q[9:7];
always_comb begin
    case (sel_bit)
        3'b000: bcf_mux = ram_out & 8'b1111_1110;
        3'b001: bcf_mux = ram_out & 8'b1111_1101;
        3'b010: bcf_mux = ram_out & 8'b1111_1011;
```

```
3'b011: bcf mux = ram out & 8'b1111 0111;
        3'b100: bcf_mux = ram_out & 8'b1110_1111;
        3'b101: bcf_mux = ram_out & 8'b1101_1111;
        3'b110: bcf_mux = ram_out & 8'b1011_1111;
        3'b111: bcf_mux = ram_out & 8'b0111_1111;
    endcase
end
always_comb begin
   case (sel bit)
       3'b000: bsf_mux = ram_out | 8'b0000_0001;
        3'b001: bsf_mux = ram_out | 8'b0000_0010;
        3'b010: bsf_mux = ram_out | 8'b0000_0100;
       3'b011: bsf_mux = ram_out | 8'b0000_1000;
        3'b100: bsf_mux = ram_out | 8'b0001_0000;
        3'b101: bsf_mux = ram_out | 8'b0010_0000;
        3'b110: bsf_mux = ram_out | 8'b0100_0000;
        3'b111: bsf_mux = ram_out | 8'b1000_0000;
    endcase
always_comb begin
   case (sel_ram_mux)
        0: ram_mux = ram_out;
        1: ram_mux = bcf_mux;
        2: ram mux = bsf mux;
    endcase
always_comb begin
    if(sel_alu) begin
        mux1_out = ram_mux;
    else begin
        mux1_out = ir_q;
end
assign d = ir_q[7];
assign MOVLW = (ir_q[13:8]==6'h30);
assign ADDLW = (ir_q[13:8]==6'h3E);
assign IORLW = (ir_q[13:8] == 6'h38);
assign ANDLW = (ir_q[13:8]==6'h39);
assign SUBLW = (ir_q[13:8]==6'h3C);
assign XORLW = (ir_q[13:8]==6'h3A);
assign ADDWF = (ir_q[13:8]==6'h07);
```

```
assign ANDWF = (ir_q[13:8]==6'h05);
assign CLRF = (ir_q[13:8] == 6'h01 \&\& d == 1);
assign CLRW = (ir_q[13:4]==10'h010 \& ir_q[3:2]==2'h0);
assign COMF = (ir_q[13:8] == 6'h09);
assign DECF = (ir_q[13:8]==6'h03);
assign GOTO = (ir_q[13:11]==3'b101);
assign INCF = (ir_q[13:8]==6'h0A);
assign IORWF = (ir_q[13:8]==6'h04);
assign MOVF = (ir_q[13:8]==6'h08);
assign MOVWF = (ir_q[13:8]==6'h00 \& ir_q[7]==1'b1);
assign SUBWF = (ir_q[13:8]==6'h02);
assign XORWF = (ir_q[13:8] == 6'h06);
assign
         BCF = (ir_q[13:12]==2'b01 && ir_q[11:10]==2'b00);
         BSF = (ir_q[13:12]==2'b01 && ir_q[11:10]==2'b01);
assign
assign BTFSC = (ir_q[13:12]==2'b01 \& ir_q[11:10]==2'b10);
assign BTFSS = (ir_q[13:12]==2'b01 && ir_q[11:10]==2'b11);
assign DECFSZ = (ir_q[13:8]==6'h0B);
assign INCFSZ = (ir_q[13:8]==6'h0F);
assign btfsc_skip_bit = (ram_out[ir_q[9:7]]==0);
assign btfss_skip_bit = (ram_out[ir_q[9:7]]==1);
assign btfsc_btfss_skip_bit = (BTFSC&btfsc_skip_bit) |
                             (BTFSS&btfss_skip_bit);
assign ASRF = (ir_q[13:8]==6'h37);
assign LSLF = (ir_q[13:8]==6'h35);
assign LSRF = (ir_q[13:8]==6'h36);
        RLF = (ir_q[13:8]==6'h0D);
assign
                                           // rotate right f
assign
         RRF = (ir_q[13:8]==6'h0C);
assign SWAP = (ir_q[13:8]==6'h0E); //{m7, m6,...m4, m3,...m0} => {m3,...m0, m7, m6,...m4}
assign CALL = (ir_q[13:12]==2'b10 && ir_q[11]==0);
assign RETURN = (ir_q == 0);
assign
         BRA = (ir_q[13:12]==2'b11 \&\& ir_q[11:9]==3'b001);// relative branch
        BRW = (ir_q[13:0]==6'h000B);
assign
       NOP = (ir_q[13:0]==6'h000B);
                                          // no operation
ALU ALU 1(
   .op(op),
    .w_q(w_q)
    .mux1_out(mux1_out),
    .alu_q(alu_q)
assign aluout_zero = (alu_q == 0);
//register
always_ff @( posedge clk ) begin
```

```
if(load_w)
        w_q <= alu_q;</pre>
end
always_comb begin
    if(sel_bus) begin
        databus = w_q;
    else begin
        databus = alu_q;
    end
end
always_ff @( posedge clk ) begin
    if(reset) begin
        port_b_out <= 0;</pre>
    else if(load_port_b) begin
        port_b_out <= databus;</pre>
logic [3:0] ten,unit;
always_comb begin
    ten = port_b_out / 10;
    unit = port_b_out - ten * 10;
sevenSegmentDecoder sevenSegmentDecoder_0(
    .signal(seg0),
    .num(ten)
sevenSegmentDecoder sevenSegmentDecoder_1(
    .signal(seg1),
    .num(unit)
assign addr_port_b = (ir_q[6:0] == 7'h0D);
parameter T0 = 0;
parameter T1 = 1;
parameter T4 = 4;
```

```
parameter T6 = 6;
always_ff @( posedge clk ) begin
   if(reset) ps <= 0;
    else ps <= ns;
always_comb begin
  sel_alu = 0;
   sel_pc = 0;
   load mar = 0;
   load_pc = 0;
   reset_ir = 1;
   load_ir = 0;
   load_w = 0;
   ram_en = 0;
   op =0;
   sel_ram_mux = 0;
   sel_bus = 0;
   load_port_b = 0;
   ns=0;
    push = 0;
    pop = 0;
    case(ps)
        T0: begin
           load_mar = 1;
           load_pc = 0;
           reset_ir = 0;
           load_ir = 0;
            load_w = 0;
        T2: begin
            sel_pc = 0;
            load_mar = 0;
            load_pc = 1;
           reset_ir = 0;
            load_ir = 0;
           load_w = 0;
        T3: begin
            load_mar = 0;
            load_pc = 0;
            reset_ir = 0;
            load_ir = 1;
```

```
301
                       load w = 0;
                       ns = T4;
302
303
                  end
304
                  T4: begin
                       load_mar = 0;
305
                       load_pc = 0;
306
                       reset_ir = 0;
307
                       load_ir = 0;
308
309
                       if(MOVLW) begin
310
                           sel_alu = 0;
311
                           op = 5;
312
                           load_w = 1;
313
314
                       end
                       else if(ADDLW) begin
315
316
                           sel_alu = 0;
                           op = 0;
317
                           load w = 1;
318
319
                       end
                       else if(IORLW) begin
320
                           sel_alu = 0;
321
322
                           op = 3;
323
                           load_w = 1;
324
                       end
                       else if(ANDLW) begin
325
                           sel_alu = 0;
326
                           op = 2;
327
328
                           load_w = 1;
329
                       end
330
                       else if(SUBLW) begin
331
                           sel_alu = 0;
                           op = 1;
332
                           load_w = 1;
333
```

```
334
                       end
                      else if(XORLW) begin
335
336
                           sel_alu = 0;
                           op = 4;
337
338
                           load_w = 1;
339
                       end
340
341
                      else if(GOTO) begin
342
                           sel_pc = 1;
343
                          load_pc = 1;
344
345
                      end
346
                      else if(ADDWF) begin
347
                           op = 0;
                           sel alu = 1;
348
349
                           if(d) begin
350
                               ram en = 1;
351
                           end
352
                           else begin
                               load_w = 1;
353
354
                           end
355
                       end
356
                      else if(ANDWF) begin
357
                           op = 2;
358
                           sel alu = 1;
359
                           if(d) begin
360
                               ram_en = 1;
361
                           end
362
                           else begin
                               load_w = 1;
363
364
                           end
365
                       end
                      else if(CLRF) begin
366
```

```
367
                          op = 8;
368
                          ram_en = 1;
                      end
369
                      else if(CLRW) begin
370
371
                          op = 8;
372
                          load_w = 1;
373
                      end
374
                      else if(COMF) begin
375
                          op = 9;
376
                          sel alu = 1;
377
                          ram en = 1;
378
                      end
379
                      else if(DECF) begin
                          op = 7;
380
                          sel alu = 1;
381
382
                          ram_en = 1;
383
                      end
384
385
                      else if(INCF) begin
386
                          op = 6;
                          sel_alu = 1;
387
388
                          if(d) begin
                              ram en = 1;
389
390
                               sel bus = 0;
391
                          end
392
                          else begin
393
                               load_w = 1;
394
                          end
395
                      end
396
                      else if(IORWF) begin
397
                          op = 3;
398
                          sel alu = 1;
                          if(d) begin
399
400
                               ram_en = 1;
```

```
401
                               sel_bus = 0;
                          end
402
403
                          else begin
404
                               load w = 1;
405
                          end
406
                      end
                      else if(MOVF) begin
407
408
                          op = 5;
409
                          sel_alu = 1;
                          if(d) begin
410
411
                               ram en = 1;
412
                              sel bus = 0;
413
                          end
                          else begin
414
415
                               load w = 1;
416
                          end
417
                      end
418
                      else if(MOVWF) begin
419
                          sel bus = 1;
                          if(addr_port_b)begin
420
                               load_port_b = 1;
421
422
                          end
423
                          else begin
424
                               ram_en = 1;
425
                          end
426
                      end
427
                      else if(SUBWF) begin
428
                          op = 1;
429
                          sel_alu = 1;
430
                          if(d) begin
431
                               ram_en = 1;
432
                               sel_bus = 0;
433
                          end
```

```
434
                           else begin
435
                               load w = 1;
436
                           end
437
                      end
                      else if(XORWF) begin
438
439
                          op = 4;
                           sel alu = 1;
440
441
                           if(d) begin
442
                               ram en = 1;
443
                               sel bus = 0;
444
                           end
445
                           else begin
446
                               load_w = 1;
447
                           end
448
                      end
                      else if(BCF)begin
449
450
                          sel alu = 1;
451
                           sel ram mux = 1;
452
                          op = 5;
453
                           sel_bus = 0;
454
                          ram_en = 1;
455
                      end
456
                      else if(BSF)begin
                           sel alu = 1;
457
458
                           sel ram mux = 2;
                          op = 5;
459
460
                           sel_bus = 0;
461
                           ram_en = 1;
462
                      end
                      else if(BTFSC || BTFSS)begin
463
464
                           if( btfsc_btfss_skip_bit )begin
                               load pc = 1;
465
466
                               sel_pc = 0;
```

```
467
                           end
468
                       end
                       else if(DECFSZ)begin
469
470
                           sel_alu = 1;
471
                           op = 7;
                           if(aluout_zero)begin
472
                               load_pc = 1;
473
474
                               sel pc = 0;
475
                           end
476
                           if(d)begin
477
478
                               ram_en = 1;
479
                               sel_bus = 0;
480
                           end
                           else begin
481
                               load_w = 1;
482
483
                           end
484
                       end
                       else if(INCFSZ) begin
485
                           sel_alu = 1;
486
487
                           op = 6;
488
                           if(aluout_zero)begin
                               load_pc = 1;
489
                               sel pc = 0;
490
491
                           end
492
493
                           if(d)begin
494
                               ram_en = 1;
495
                               sel_bus = 0;
496
                           end
497
                           else begin
498
                               load_w = 1;
499
                           end
500
                       end
```

```
501
                       else if(ASRF) begin
502
                           sel_alu = 1;
503
                           sel ram mux = 0;
504
505
                           op = 4'hA;
                           if(d)begin
506
507
                               sel_bus = 0;
508
                               ram_en = 1;
509
                           end
510
                           else begin
                               load w = 1;
511
512
                           end
513
                       end
                       else if(LSLF) begin
514
515
                           sel alu = 1;
                           sel ram mux = 0;
516
                           op = 4'hB;
517
518
                           if(d)begin
519
                               sel bus = 0;
520
                               ram_en = 1;
521
                           end
                           else begin
522
523
                               load w = 1;
524
                           end
525
                       end
                       else if(LSRF) begin
526
527
                           sel_alu = 1;
                           sel_ram_mux = 0;
528
                           op = 4'hC;
529
530
                           if(d)begin
                               sel bus = 0;
531
532
                               ram en = 1;
533
                           end
```

```
534
                           else begin
535
                               load w = 1;
536
                           end
537
                      end
                      else if(RLF) begin
538
539
                          sel_alu = 1;
540
                          sel_ram_mux = 0;
                          op = 4'hD;
541
542
                          if(d)begin
543
                               sel bus = 0;
544
                               ram en = 1;
545
                           end
546
                          else begin
547
                               load_w = 1;
548
                           end
549
                      end
550
                      else if(RRF) begin
                          sel alu = 1;
551
                          sel ram mux = 0;
552
                          op = 4'hE;
553
554
                          if(d)begin
                               sel_bus = 0;
555
                               ram_en = 1;
556
557
                          end
558
                          else begin
559
                               load w = 1;
560
                           end
561
                      end
562
                      else if(SWAP) begin
563
                          sel_alu = 1;
564
                          sel_ram_mux = 0;
                          op = 4'hF;
565
566
                          if(d)begin
```

```
567
                               sel_bus = 0;
                               ram_en = 1;
                           end
570
                           else begin
571
                               load_w = 1;
572
                           end
573
                       end
574
575
                       else if(CALL) begin
576
                           sel_pc = 1;
                           load_pc = 1;
578
                           push = 1;
579
                       end
                       else if(RETURN) begin
                           sel pc = 2;
                           load_pc = 1;
                           pop = 1;
584
                       else if(BRW) begin
                           load_pc = 1;
                           sel_pc = 4;
                       end
589
                       else if(BRA) begin
                           load_pc = 1;
591
                           sel_pc = 3;
                       end
                       ns = T5;
594
                  end
                  T5: begin
596
                       ns = T6;
                  end
598
                  T6: begin
                       ns = T1;
                  end
              endcase
         end
     endmodule
```

● 模擬結果與結果說明:



| | - 0 to 59 | | | | | | | | | | | | | | | | | | | | |
|----|-----------------|---------|----------|-------------|-------------|---------|---------|-----------|--------|--------|-----------|-------------|-------------|------------|---------|---------|--------|-------|-----------|-------------|--------------|
| | ♦ dk | 1 | | | | | | | | | | | | | | | | | | | |
| | reset | 0 | 0 | | | | | | | | | | | | | | | | | | |
| + | -🔷 port_b_out | 08 | 2e (2f |)30 | 31 32 | 2), | 33 | (34)(3 | 5 | 36 | 37 | 38 39 |),3a |)3b | 00 | (01 | 2)(0 | 3 | 04 | 05 06 | 07 |
| ÷ | - ∜ seg0 | 1000000 | 0011001 | | (00 | 10010 | | | | | | | | | 1000000 | | | | | | |
| | -∜ seg1 | 0000000 | 00(11110 | 00 (0000000 | 0010000 (10 | 00000 (| 1111001 | 0100100 0 | 110000 | 001100 | 1 0010010 | 0000010 (11 | 1000 000000 | 0 (0010000 | 1000000 | 1111001 | 100100 | 11000 | 0 0011001 | 0010010 000 | 0010 1111000 |
| P- | | | | | | | | | | | | | | | | | | | | | |

- 1. 能從到 0 數到 59,接著再從 0 開始,一直循環
- 2. 能依照當下的數字輸出十位數字和個位數字的 7 段顯示器訊號

— `


● 實驗說明:

用 MPLAB 設計一個 Rom,使 0x21 和 0x22 兩個位址的 16 進制(用 10 進位顯示不算分)分別表示時鐘的分及秒,即 0x22(秒)的 16 進制會由 1 數到 59 後歸零,每當 0x22(秒)歸零 0x21(分)就會加 <math>1

模擬用的組合語言不用加 delay 方便波形觀測

請交 MPLAB 中組合語言截圖、程式碼截圖與波形圖,存分跟秒的暫存器請分別設定為 0x21 跟 0x22

● 系統硬體架構方塊圖(接線圖):



架構圖

● 系統架構程式碼、測試資料程式碼與程式碼說明 截圖請善用 win+shift+S

● 模擬結果與結果說明:

