Popular repositories Loading

1. RV32IM-CoreMark RV32IM-CoreMark Public

   Compiling setup to run Coremark on baremetal riscv cores

   C 8 1

2. SPI-Register-Access-Controller SPI-Register-Access-Controller Public

   Here you can find the RTL for a SPI+Register bank controller which can be used to test stand-alone Analog/Digital IP

   Verilog 4 2

3. Differential-SAR-ADC-Matlab-model Differential-SAR-ADC-Matlab-model Public

   MATLAB 3 1

4. fossiAES fossiAES Public

   Free and open source silicon implementation of Advanced Encryption Standard (AES)

   Verilog 1 1

5. Arcabuco-SV-RISC-V-Core Arcabuco-SV-RISC-V-Core Public

   Shell

6. caravel_user_project caravel_user_project Public template

   Forked from efabless/caravel_user_project

   https://caravel-user-project.readthedocs.io

   Verilog