# COMPUTER ARCHITECTURE 32-BIT ALU & TESTBENCH

Aya Amin Elkhatib ID: 4035

Adel Atef Meleka ID: 3960

Sandra Sherif Wasfi ID: 3940

Alia Mohamed Maamoun ID: 3771

Salma Tharwat Ahmed ID: 3787



### **Introduction:**

In this lab, we will design the 32-bit Arithmetic Logic Unit (ALU). The ALU will become an important part of the MIPS microprocessor that we will build later labs. In this lab we will design an ALU in SystemVerilog.we will also write a SystemVerilog testbench and testvector file to test the ALU.

# **SystemVerilog code:**

```
module alu (input logic [31:0] a,b,
        input logic [3:0] f,
        output logic [31:0] y,
        output logic [3:0] zero);
    reg [31:0] s;
    always @(*)
        begin
             case(f)
                 //add
                 2: y = a + b;
                 //Sub
                 6: y = a - b;
                 //Lst
                 7:
                  begin
                      s = a - b;
                        if(s[31])
                          y = 32'h00000001;
                          y = 32'h00000000;
                  end
                 //And
                 1: y = a \& b;
```

```
//or
3: y = a | b;
default: y = 32'h000000000;
endcase

//set zero flag
zero = y ? 0 : 1;
end
```

endmodule

## **Simulation and Testing:**

Now we can test the 32-bit ALU in ModelSim through a set of input vectors in the test vectors file.

```
00000000 00000000 2 00000000 1
00000000 ffffffff 2 ffffffff 0
00000001 ffffffff 2 00000000 1
000000ff 00000001 2 00000100 0
00000000 00000000 6 00000000 1
00000000 ffffffff 6 00000001 0
00000001 00000001 6 00000000 1
00000100 00000001 6 000000ff 0
00000000 00000000 7 00000000 1
00000000 00000001 7 00000001 0
00000000 ffffffff 7 00000000 1
00000001 00000000 7 00000000 1
fffffff_00000000_7_00000001_0
ffffffff ffffffff 1 ffffffff 0
ffffffff 12345678 1 12345678 0
12345678 87654321 1 02244220 0
00000000 ffffffff 1 00000000 1
ffffffff ffffffff 3 ffffffff 0
12345678 87654321 3 97755779 0
00000000 ffffffff 3 ffffffff 0
0000000000000000003_000000001
```


And we will use the testbench file to test the ALU and for simulation.

```
module alutestbench();
    reg clk,reset;
    reg [31:0] a, b, yexpected;
    reg [3:0]zeroexpected;
    req [3:0] f;
    wire[31:0] y;
    wire[3:0] zero;
    reg [31:0] vectornum, errors;
    reg [103:0] testvectors [10000:0];
    //instansiate device under test
    alu dut(a, b, f, y, zero);
    //generate clock
    always
        begin
             clk = 1; #5; clk = 0; #5;
        end
    //at start of test, load vectors and pulse
      reset.
    initial
        begin
             $readmemh("vectors.tv", testvectors);
             vectornum = 0; errors = 0;
             reset = 1; #27; reset = 0;
         end
    //apply test vectors on rising edge of clk
    always @(posedge clk)
        begin
             #1; {a,b,f,yexpected,zeroexpected}
=testvectors[vectornum];
         end
```

```
//check results on falling edge of clk
    always @(negedge clk)
         if(~reset)
        begin
             if(y !== yexpected | zero !==
zeroexpected)
             begin
                 $display("Error: inputs =
a:%h,b:%h,F:%h",a,b,f);
                 $display("Y Output = %h (%h
expected) ", y,yexpected);
                 $display("Zero Output = %h (%h
expected)", zero, zeroexpected);
                 errors = errors + 1;
             end
             vectornum = vectornum + 1;
             if(vectornum===21)
             begin
                 $display("%d tests completed
                 with %d errors",
                 vectornum, errors);
                 $finish;
             end
        end
```

endmodule

### Screenshot of Test waveforms



Hours spent on project:  $1\frac{1}{2}$  days on average.

Thank You