# Tai Lung RV32I Core

**Chris Shakkour Shahar Dror** 



### Background











The FE310-G002 includes a SiFive E31 RISC-V core, which is a high-performance single-issue in-order execution pipeline, with a peak sustainable execution rate of one instruction per clock cycle. The RISC-V core supports Machine mode only as well as the standard Multiply, Atomic, and Compressed RISC-V extensions (RV32IMAC).



RV [32, 64, 128] I, M, A, F, D, G, Q, L, C, B, J, T, P, V, N

## Road map



# Specs







Spec	Tai Lung	SiFive E31
ISA	RV32I	RV32I-MAC
Arch	5 stage pipeline	5-6 variable stages pipeline
Operation frequency	100 [MHz]	320 [MHz]
IPC – instruction per cycle	0.76 (avg)	1 (avg)
Forwarding mechanisim	Yes	Yes
Branch prediction	No	No
cache	no	16Kb 2 way Icache
Power	<b>?</b>	?
Area	?	?


### Architecture


RV32I - In order execution - 5 stage pipeline







### Memory











### Decode pipeline

The Decode state decoded the 32-bit instruction into the core control signals and change the Core state to execute the instruction.




### Execution pipeline

The Execution state execute the operation based on the instruction, calculate address for Load/Store instructions or decided if a branch operation should be taken.



### Execution pipeline

The Execution main component is the Arithmetic Logic Unit (ALU) which preforms the arithmetic operation for the desired instruction



#### Data hazard


Data hazard can happen when new instruction need to use a data from a Register before the data is available in the register file

0x0 - addi x1, x0, 5


0x4 - add x2, x1, x1

0x8 - add x3, x1, x1

0xC - NOP



### Data hazard – Forwarding unit



#### Load hazard

Load hazard can happen when new instruction need to use a data which loaded from the memory in the previous instruction

0x0 - LW x1, 0(x2)

0x4 - Add x3, x1,x1

0x8 - NOP


0xC - NOP

0x0 - LW x1, 0(x2)0x4 - Add x3, x1,x1 Instruction Instruction Instruction Load-Store Execute Decode Decode FSM ALU

#### Load hazard

Load hazard can happen when new instruction need to use a data which loaded from the memory in the previous instruction

0x0 - LW x1, 0(x2) NOP 0x4 - Add x3, x1,x1 0x8 - NOP



Load hazard can happen when we have a conditional branch instruction and we don't know which instruction to fetch


0x0 – jump/Branch 0x10

0x4 - Add x3, x1,x1


0x8 - Add x4, x10, x10


0xC - Add x5, x11, x11

0x10 - Add x6, x12, x12



0x0 – jump/Branch 0x10






0x0 – jump/Branch 0x10 NOP

0x4 - Add x3, x1,x1

0x8 - Add x4, x10, x10

0xC - Add x5, x11, x11

0x10 - Add x6, x12, x12



0x0 – jump/Branch 0x10

NOP

NOP


0x4 - Add x3, x1,x1

0x8 - Add x4, x10, x10

0xC - Add x5, x11, x11

0x10 - Add x6, x12, x12

0x0 – jump/




#### Performance

- $CPU_{time} = IC * CPI * \frac{1}{f}$
- Power?
- Area?

TEST	INSTRUCTIONS RETIRED	CYCLES	IPC	DESCRIPTION
Tower of Hanoi	28198	37924	0.743	N of disks = 10
Sudoku solver	3533	4909	0.720	Cube = $9x9$
Fibonacci	470725	645863	0.728	Fib(20)
Binary search	652	751	0.868	N=200 elements

### Validation plan



RISC-V

Design review

**RTL** simulations

System-level simulation

FPGA deployment

ISA simulations

Data memory image comparison

Validation trackers

Performance trackers

# Demo





Apple-IBM-Motorolla





Atmell arduino

Analog Devices 2000



Alternatives...
RISC based Arch

Acorn RISC machines 1978



1981-Stanford
Playstation-2
Wave computing

# RISC-V in the press

Press Releases

### Western Digital Brings Memory Closer to Compute With New RISC-V Innovations and Strategic Partnerships Company Deepens Commitment to RISC-V with Open Sourcing of the First Dual-Threaded, Embedded Processor of

SiFive has developed a powerful RISC-V core that rivals current Arm and Intel solutions

Intel Corporation Makes Deep Investment in RISC-V Community to Accelerate Innovation in Open Computing

Renesas Pioneers RISC-V Technology With RZ/Five General-Purpose MPUs Based on 64-Bit RISC-V CPU Core