

# The SystemC Simulation Engine

An Interactive Exploration of an Event Driven Simulator

Doulos Inc.

David C. Black, Senior Member Technical Staff




## **Copyright Permissions**

- This work is copyright 2013-2018 by Doulos Inc. with all rights reserved. Permission is hereby granted for professors of recognized licensed Colleges and Universities to use in lectures including the creation of handouts for registered students. Individuals may download and use for personal education, but not for display, public presentation nor redistribution electronically or in any other format. Any other commercial use is strictly prohibited without explicit written permission from Doulos Inc.
- In simpler language, competitors to Doulos training services may not use this material unless separately licensed. Display on the Internet is prohibited except from Doulos authorized locations.



## Agenda & Goals


- Overview of flow diagram and queues
- SystemC constructs used
- Example code
- Step-by-step walk-thru
  - Illustrate each step of simulation
  - Understand events & delta cycles
- References



E4@t2



## **Example Design**





### SystemC constructs used herein

- SC MODULE, SC CTOR used to create modules
- SC\_THREAD¹, SC\_METHOD¹ types of processes
- sensitive, dont\_initialize attributes of processes
- sc\_event, wait<sup>2</sup>, notify<sup>3</sup> synchronization mechanisms
- sc\_signal<sup>4</sup>, read, write primitive channel
- sc\_clock sc\_signal < bool > with a generating process
- sc\_in sc\_port<> specialization of type sc\_signal\_in\_if<>
- sc\_out sc\_port<> specialization of type
   sc\_signal\_out\_if<>
- <sup>1</sup> Verilog initial or always block; VHDL process block
- <sup>2</sup> Verilog @, #, or wait statement; VHDL wait statement
- <sup>3</sup> Verilog -> statement, except SystemC is more flexible
- <sup>4</sup> Verilog wire or var with <= type; VHDL signal type



#### **Example SystemC**

 $\sqrt{0}$  3 6

```
sc clock ck("ck", 6, 0.5, 3);
SC_MODULE(M) {
  sc in<bool> ckp;//in port
  sc out<int> s1p;//out port
  sc signal<int> s2;
  sc_event e1, e2;
  void P1 meth();
  void P2 thrd();
  void P3 thrd();
  SC_CTOR(M):temp(9){
    SC_THREAD(P3 thrd);
   SC THREAD (P2 thrd);
      sensitive<<ckp.pos();</pre>
   SC METHOD (P1 meth);
      sensitive<<s2;</pre>
      dont_initialize();
             Executed during
  }//end SC_CTOR
private:
               elaboration
  int temp;
};
```

```
void M::P1 meth() {
  temp = s2.read();
  s1p->write(temp+1);
  e2.notify(2,SC NS);//timed
void M::P2 thrd() {
A:s2.write(5);
  e1.notify();//immediate
 wait();
B: for (int i=7; i<9; i++) {
    s2.write(i);
                       //delayed
    wait(1,SC NS);
c: e1.notify(SC ZERO TIME);
    wait();//static sensitive
  }//endfor
void M::P3 thrd() {
D:while(true) {
    wait(e1 | e2);
E: cout << "time "
    <<sc_time_stamp()<<endl;
  }//endwhile
                     Simulation
```



### **Example SystemVerilog**

```
module M
int temp = 9;
bit ck; always #3 ck++;
int s1p;//out port
int s2;
event e1, e2;
endmodule
```

Executed during elaboration

```
P1 meth: always @(s2) begin
  temp = s2;
  s1p \le temp+1;
  ->>#2ns e2;//timed
end
P2 thrd: initial begin
A:s2 <= 5;
  ->>e1;//immediate
  @(posedge ck);
B: for (int i=7; i<9; i++) begin
    s2 <= i;
    #1ns;
C: ->>#0 e1;//delayed
    @(posedge ck);
  end
end
P3 thrd: initial begin
D:while(1) {
    @(e1 or e2);
E: $display("time %t",$time);
  end: D
end
                     Simulation
```