

013-2018 – All Rignts Reserv

The SystemC Simulation Engine

An Interactive Exploration of an Event Driven Simulator

Doulos Inc.

David C. Black, Senior Member Technical Staff



Copyright Permissions

- This work is copyright 2013-2018 by Doulos Inc. with all rights reserved. Permission is hereby granted for professors of recognized licensed Colleges and Universities to use in lectures including the creation of handouts for registered students. Individuals may download and use for personal education, but not for display, public presentation nor redistribution electronically or in any other format. Any other commercial use is strictly prohibited without explicit written permission from Doulos Inc.
- In simpler language, competitors to Doulos training services may not use this material unless separately licensed. Display on the Internet is prohibited except from Doulos authorized locations.


/ersion 2.3 – © Doulos 2013-2018 – All Rights Reserved




Version 2.3- \circledcirc Doulos 2013-2018 – All Rights Reserved

Agenda & Goals

- · Overview of flow diagram and queues
- · SystemC constructs used
- Example code
- Step-by-step walk-thru
 - Illustrate each step of simulation
 - Understand events & delta cycles
- References





DOULOS

Version 2.3 – © Doulos 2013-2018 – All Rights Reserved

SystemC constructs used herein

- SC MODULE, SC CTOR used to create modules
- SC THREAD¹, SC METHOD¹ types of processes
- sensitive, dont initialize attributes of processes
- sc_event, wait², notify³ synchronization mechanisms
- sc_signal⁴, read, write primitive channel
- sc clock sc signal < bool > with a generating process
- sc_in sc_port<> specialization of type sc_signal_in_if<>
- sc_out sc_port<> specialization of type sc_signal_out_if<>
- 1 Verilog initial or always block; VHDL process block
- ² Verilog @, #, or wait statement; VHDL wait statement
- ³ Verilog -> statement, except SystemC is more flexible
- ⁴ Verilog wire or var with <= type; VHDL signal type

```
void M::P1 meth() {
        Example SystemC
                                        temp = s2.read();
                                        s1p->write(temp+1);
                                        e2.notify(2,SC_NS);//timed
    sc_clock ck("ck",6,0.5,3);
    SC_MODULE(M) {
                                      void M::P2_thrd() {
       sc_in<bool> ckp;//in port
                                      A:s2.write(5);
Version 2.3 – © Doulos 2013-2018 – All Rights Reserved
       sc out<int> s1p;//out port
                                        e1.notify();//immediate
       sc_signal<int> s2;
                                        wait();
       sc event e1, e2;
                                      B:for (int i=7;i<9;i++){
      void P1 meth();
                                          s2.write(i);
      void P2_thrd();
                                                               //delayed
                                          wait(1,SC NS);
      void P3_thrd();
                                      C: e1.notify(SC ZERO TIME);
      SC_CTOR(M):temp(9){
                                          wait();//static sensitive
         SC_THREAD(P3_thrd);
                                        }//endfor
       C SC_THREAD(P2 thrd);
           sensitive<<ckp.pos();</pre>
                                      void M::P3_thrd() {
         SC METHOD (P1 meth);
                                      D:while(true) {
           sensitive<<s2;
                                          wait(e1 | e2);
           dont_initialize();
                  Executed during
                                      E: cout << "time "
       }//end SC CTOR
                                          <<sc_time_stamp()<<endl;
     private:
                     elaboration
                                        }//endwhile
                                                             Simulation
       int temp;
```

```
P1_meth: always @(s2) begin
        Example SystemVerilog
                                          temp = s2;
DOULOS
                                          s1p <= temp+1;
                                 0 3 6
                                          ->>#2ns e2;//timed
    module M
                                       end
       int temp = 9;
                                       P2 thrd: initial begin
      bit ck; always #3 ck++;
                                       A:s2 <= 5;
/ersion 2.3 – © Doulos 2013-2018 – All Rights Reserved
       int s1p;//out port
                                          ->>e1;//immediate
       int s2;
                                          @(posedge ck);
      event e1, e2;
                                       B:for (int i=7;i<9;i++) begin
                                            s2 <= i;
                                            #1ns;
                                           ->>#0 e1;//delayed
                                            @(posedge ck);
                                          end
                                       end
                                       P3 thrd: initial begin
                                       D:while(1) {
                                            @(e1 or e2);
                   executed during
                                            $diplay("time %t",$time);
                                          end: D
                      elaboration
                                       end
                                                                Simulation
```