Skip to content
View ElectronicExplorer's full-sized avatar

Highlights

  • Pro

Block or report ElectronicExplorer

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 250 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. AjitesshR-RISC-V-Chip-Tapeout-Program_VSD AjitesshR-RISC-V-Chip-Tapeout-Program_VSD Public

    This repository is to document my progress in VSD's RISC-V Chip Tapeout program. Let's see how consistent I am in this journey.

  2. AjitesshR-RISC-V-Chip-Tapeout-Program_VSD-week-2 AjitesshR-RISC-V-Chip-Tapeout-Program_VSD-week-2 Public

    This is week 1 repository which documents my journey through **VSD's RISC-V Chip Tapeout Program** - from RTL design to physical implementation. Follow along as we explore the complete chip design …