

An FPGA Implementation of a Digital Storage Oscilloscope

Andrei Purcarus Ze Yu Yang

ECSE 487
McGill University

April 10, 2017

Table of Contents

- 1 Introduction
- 2 Design Methodology
- 3 Results

Table of Contents

1 Introduction

2 Design Methodology

3 Results

Objectives

- Display of waveforms with frequencies from 1 kHz to 200 kHz
- Frequency measurements with an accuracy of $1 \% + 10 \text{ Hz}$
- Voltage measurements with an accuracy of $1 \% + 10 \text{ mV}$


Table of Contents

1 Introduction


2 Design Methodology

3 Results


System




VGA Driver




Triggering




Data Acquisition



Sin(x)/x Interpolation



Trigger Correction



ADC Interface






Table of Contents

1 Introduction


2 Design Methodology

3 Results


Triggering




Data Acquisition




Oscilloscope




Oscilloscope



Oscilloscope




Oscilloscope




Synthesis

Family	Cyclone V
Device	5CSEMA5F31C6
Logic Utilization	19,901 / 32,070 (62 %)
Total Registers	23770
Total Block Memory Bits	246,832 / 4,065,280 (6 %)
Total DSP Blocks	87 / 87 (100 %)
Fmax	60.26 MHz
Setup Slack	3.405 ns
Hold Slack	0.016 ns

Frequency Measurement Error



Absolute Voltage Measurement Error



Relative Voltage Measurement Error

