An FPGA Implementation of a Digital Storage Oscilloscope

Andrei Purcarus Ze Yu Yang

ECSE 487 McGill University

April 10, 2017

Table of Contents

- Introduction
- 2 Design Methodology
- Results

Table of Contents

Introduction

- 2 Design Methodology
- Results

Objectives


- Display of waveforms with frequencies from 1 kHz to 200 kHz
- ullet Frequency measurements with an accuracy of 1 % + 10 Hz
- ullet Voltage measurements with an accuracy of 1 % + 10 mV

Table of Contents


1 Introduction

- Design Methodology
- Results


System




VGA Driver




Triggering




Data Acquisition



$\frac{Sin(x)}{x}$ Interpolation



Trigger Correction



ADC Interface






Table of Contents

- Introduction
- 2 Design Methodology
- Results

Triggering





Frequency measurement (10 kHz)





Frequency measurement (200 kHz)


Data Acquisition













Synthesis

Family	Cyclone V
Device	5CSEMA5F31C6
Logic Utilization	19,901 / 32,070 (62 %)
Total Registers	23770
Total Block Memory Bits	246,832 / 4,065,280 (6 %)
Total DSP Blocks	87 / 87 (100 %)
Fmax	60.26 MHz
Setup Slack	3.405 ns
Hold Slack	0.016 ns

Frequency Measurement Error



Absolute Voltage Measurement Error



Relative Voltage Measurement Error

