IOB-UART, a RISC-V UART

User Guide, V0.1, Build fa4e64d



April 21, 2022

IOB-UART, a RISC-V UART

USER GUIDE, V0.1, BUILD FA4E64D





Contents

| • | introduction | Э |
|----|--|----|
| 2 | Symbol | 5 |
| 3 | Features | 5 |
| 4 | Benefits | 6 |
| 5 | Deliverables | 6 |
| 6 | Block Diagram and Description | 6 |
| 7 | Interface Signals | 7 |
| 8 | Software Accessible Registers | 8 |
| 9 | Instantiation and External Circuitry | 8 |
| 10 |) Simulation | 10 |
| 11 | 1 Synthesis | 11 |
| | 11.1 Synthesis Macros and Parameters | 11 |
| | 11.2 Synthesis Script and Timing Constraints | 11 |
| 12 | 2 Implementation Results | 11 |
| Li | ist of Tables | |
| | 1 General interface signals | 7 |
| | 2 IObundle Interface Signals | 7 |
| | 3 RS232 Interface Signals | 8 |
| | 4 UART software accessible registers | 8 |
| | 5 FPGA results for Kintex Ultrascale (left) and Cyclone V GT (right) | |
| | | |

www.iobundle.com

IOB-UART, a RISC-V UART

USER GUIDE, V0.1, BUILD FA4E64D



List of Figures

| 1 | IP core symbol | 5 |
|---|---|----|
| 2 | High-level block diagram | 7 |
| 3 | Core instance and required surrounding blocks | 9 |
| 4 | Testbench block diagram | 10 |



Introduction

The IObundle UART is a RISC-V-based Peripheral written in Verilog, which users can download for free, modify, simulate and implement in FPGA or ASIC. It is written in Verilog and includes a C software driver. The IObundle UART is a very compact IP that works at high clock rates if needed. It supports full-duplex operation and a configurable baud rate. The IObundle UART has a fixed configuration for the Start and Stop bits. More flexible licensable commercial versions are available upon request.

Symbol




Figure 1: IP core symbol.

3 **Features**

- Supported in IObundle's RISC-V IOb-SoC open-source and free of charge template.
- IObundle's IOb-SoC native CPU interface.
- · Verilog basic UART implementation.
- · Soft reset and enable functions.
- · Runtime configurable baud rate
- · C software driver at the bare-metal level.
- Simple Verilog testbench for the IP's nucleus.
- System-level Verilog testbench available when simulating the IP embedded in IOb-SoC.
- · Simulation Makefile for the open-source and free of charge Icarus Verilog simulator.
- FPGA synthesis and implementation scripts for two FPGA families from two FPGA vendors.

www.iobundle.com

· Automated creation of FPGA netlists



- Automated production of documentation using the open-source and free Latex framework.
- IP data automatically extracted from FPGA tool logs to include in documents.
- Makefile tree for full automation of simulation, FPGA implementation and document production.
- AXI4 Lite CPU interface (premium option).
- Parity bits (premium option).

4 Benefits

- · Compact and easy to integrate hardware and software implementation
- Can fit many instances in low cost FPGAs and ASICs
- Low power consumption

5 Deliverables

- ASIC or FPGA synthesized netlist or Verilog source code, and respective synthesis and implementation scripts
- · ASIC or FPGA verification environment by simulation and emulation
- · Bare-metal software driver and example user software
- · User documentation for easy system integration
- Example integration in IOb-SoC (optional)

6 Block Diagram and Description

A high-level block diagram of the core is presented in Figure 2, followed by a brief description of each of the blocks.






Figure 2: High-level block diagram.

REGISTER FILE Configuration control and status register file.

7 Interface Signals

| Name | Direction | Width | Description | |
|------|-----------|-------|--|--|
| clk | INPUT | 1 | System clock input | |
| rst | INPUT | 1 | System reset, asynchronous and active high | |

Table 1: General interface signals.

| Name | Direction | Width | Description | |
|----------------|-----------|----------|--|--|
| valid | INPUT | 1 | Native CPU interface valid signal | |
| address | INPUT | ADDR_W | Native CPU interface address signal | |
| wdata | INPUT | DATA_W | Native CPU interface data write signal | |
| wstrb | INPUT | DATA_W/8 | Native CPU interface write strobe signal | |
| rdata | OUTPUT | DATA_W | Native CPU interface read data signal | |
| ready OUTPUT 1 | | 1 | Native CPU interface ready signal | |

Table 2: IObundle Interface Signals



| Name | Direction | Width | Description | | |
|-----------|-----------|-------|--|--|--|
| interrupt | OUTPUT | 1 | to be done | | |
| txd | OUTPUT | 1 | Serial transmit line | | |
| rxd | INPUT | 1 | Serial receive line | | |
| cts | INPUT | 1 | Clear to send; the destination is ready to receive a transmission sent by the UART | | |
| rts | OUTPUT | 1 | Ready to send; the UART is ready to receive a transmission from the sender. | | |

Table 3: RS232 Interface Signals

8 Software Accessible Registers

The software accessible registers of the core are described in the following tables. The tables give information on the name, read/write capability, word aligned addresses, used word bits, and a textual description.

| Name | R/W | Addr | Bits | Initial Value | Description |
|----------------|-----|------|------|------------------|--------------------------------------|
| UART_SOFTRESET | W | 0 | 1 | 0 | Bit duration in system clock cycles. |
| UART_DIV | W | 4 | 16 | 0 | Bit duration in system clock cycles. |
| UART_TXDATA | W | 8 | 8 | 0 | TX data |
| UART_TXEN | W | 12 | 1 | 0 | TX enable. |
| UART_TXREADY | R | 16 | 1 | 0 | TX ready to receive data |
| UART_RXDATA | R | 20 | 8 | 0 | RX data |
| UART_RXEN | W | 24 | 1 | 0 | RX enable. |
| UART_RXREADY | R | 28 | 1 | 0 | RX data is ready to be read. |

Table 4: UART software accessible registers.

9 Instantiation and External Circuitry

Figure 4 illustrates how to instantiate the IP core and, if apllicable, the required external blocks. A Verilog file describing this setup is provided.

bla bla bla...






Figure 3: Core instance and required surrounding blocks



10 Simulation

The provided testbench uses the core instance described in Section 9. A high level block diagram of the testbench is shown in Figure 4. The testbench is organised in modular fashion with each test described in a separate file. The test suite consists of all the test case files, so that it becomes easy to add, modify or remove tests.




Figure 4: Testbench block diagram

In this preliminary version, simulation is fully functional. The provided testbench drives the clock and reset signals as well as the rxd signal.



Synthesis 11

Synthesis Macros and Parameters

11.2 Synthesis Script and Timing Constraints

A simple .tcl script is provided for the Cadence Genus synthesis tool. The script reads the technology files, compiles and elaborates the design, and proceeds to synthesise it. The timing constraints are contained within the constraints file provided, or provided in a separate file.

After synthesis, reports on silicon area usage, power consumption, and timing closure are generated. A post-synthesis Verilog file is created, to be used in post-synthesis simulation.

In this preliminary version, synthesis of the IP core is functional.

12 Implementation Results

The following are FPGA implementation results for two FPGA families. The following are FPGA implementation results for two FPGA families.

| Resource | Used |
|-----------|------|
| LUTs | 100 |
| Registers | 112 |
| DSPs | 0 |
| BRAM | 0 |

| Resource | Used |
|-------------|------|
| ALM | 87 |
| FF | 121 |
| DSP | 0 |
| BRAM blocks | 0 |
| BRAM bits | 0 |

Table 5: FPGA results for Kintex Ultrascale (left) and Cyclone V GT (right).

www.iobundle.com