Skip to content
View IamDestruction's full-sized avatar
🎯
Focusing
🎯
Focusing
  • NIT Hamirpur

Block or report IamDestruction

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 250 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. I2C_Master_Verilog I2C_Master_Verilog Public

    Designing and implementation of I2C master in verilog.

    Verilog 1

  2. DualPortSynchronousRAM DualPortSynchronousRAM Public

    This is the verilog code for a 16*8 Synchronous RAM with Dual port. Where one port is for read operation while the other is for write operation

    Verilog 1

  3. hello-world hello-world Public

    start is sweet!

  4. Dec19BCodechef Dec19BCodechef Public

    Codechef December Challenge

    C

  5. HDLbits-Solution HDLbits-Solution Public

    Repository contains solution of problemSet given on hdlbits.01xz.net / HDLbits

    Verilog

  6. OpenCL-Getting-Started OpenCL-Getting-Started Public

    Forked from smistad/OpenCL-Getting-Started

    A small "getting started" tutorial for OpenCL. See http://www.eriksmistad.no/getting-started-with-opencl-and-gpu-computing/ for more info

    C