PSoC 6 Analog Sub-system Design Using ModusToolBox

Vasanth R S
Staff Applications Engineer
WW35



Objective



- By the end of this training, you will
 - Learn about the analog peripherals available in PSoC 6
 - Understand the basic functionality of each of the peripherals
 - Learn how to use each of them using ModusToolBox

- Hardware
 - PSoC 6 WiFi-BT Pioneer Kit
- Software
 - ModusToolBox 2.1

Contents



- 1 PASS in PSoC6
- 2 Component overview
- 3 CTDAC
- 4 CTBm
- 5 SAR ADC
- 6 AREF
- 7 LP Comparator
- 8 Analog Routing

Analog World!!!





- "Every piece of information in the world has been copied. Backed up. Except the human mind, the last analog device in a digital world" – WestWorld
- World as we know is analog we sense the world in its analog form.
- An analog interface to sense, measure the signals and work closely with digital system to interpret the signals
- The Internet Of Things(IoT) is all about massively gathering sensor information under strict power consumption constraints.

Programmable Analog Sub-System



- Consists of,
 - 12 bit SAR ADC
 - 2 x Low-Power Comparators
 - 2 x Opamps
 - 12 bit DAC
 - Temperature sensor
 - Routing (SAR Mux, Analog Mux)






Analog in ModusToolBox




- HAL APIs
 - Generic interface for multiple product families
 - Ease of use and portability
 - HAL Documentation
- PDL APIs
 - More granularity
 - PDL Documentation
- Device Configurator
 - Similar to Component Configurator
 - GUI for easy configuration



Digital To Analog Converter (CTDAC)




- 12 bit Continuous DAC
- 2us settling time(25pf load, buffered)
- **Deep-Sleep Operation**
- Selectable voltage reference
- Selectable Output Paths







- Selectable input modes
- Configurable update rate
- Double buffered DAC register
- Interrupt and DMA trigger on DAC buffer empty
- Configurable as PGA along with Opamp1 of CTB







- To configure and start the DAC
 - cyhal_dac_init(cyhal_dac_t * obj, cyhal_gpio_t pin);

- To set the voltage reference
 - cyhal_dac_set_reference(cyhal_dac_t * obj,cyhal_dac_ref_t ref);
- To set DAC value
 - cyhal_dac_write(const cyhal_dac_t * obj, uint16_t value);
 - cyhal_dac_write_mv(const cyhal_dac_t * obj,uint16_t value);

Using CTDAC in your application - PDL



Initialize DAC

- Cy_CTDAC_Init(CTDAC_Type *base, const cy_stc_ctdac_config_t *config);

Enable the DAC


- Cy_CTDAC_Enable(CTDAC_Type *base);

Set DAC value

- Cy CTDAC SetValue(CTDAC Type * base, int32 t value);








Continuous Time Block (CTBm)



- Two highly configurable Opamps
 - Configurable power and output drive strength
 - Can be configured as a voltage follower using internal routing
 - Can be configured as a comparator with optional 10 mV hysteresis
- Flexible input and output routing
- Works as a buffer or an amplifier for SAR ADC inputs
- Works as a buffer, amplifier, or sample and hold (SH) for the CTDAC output
- Can operate in Deep Sleep power mode

CTBm Architecture









Initialize

```
- cyhal_opamp_init(
          cyhal_opamp_t * obj,
          cyhal_gpio_t vin_p,
          cyhal_gpio_t vin_m,
          cyhal_gpio_t vout);
```

Set power

```
- cyhal_opamp_set_power(
          cyhal_opamp_t * obj,
          cyhal_power_level_t power);
```





Configure Comparator

Initialize comparator





Using PDL APIs

Initialize the component

```
- cy_en_ctb_status_t Cy_CTB_Init(CTBM_Type *base,
    const cy_stc_ctb_config_t *config);
```


```
- cy_en_ctb_status_t Cy_CTB_OpampInit(CTBM_Type * base,
    cy_en_ctb_opamp_sel_t opampNum,
    const cy_stc_ctb_opamp_config_t * config)
```

Enable the component

```
- void Cy_CTB_Enable(CTBM_Type *base);
```














Demo




- Demo 1: CTDAC Sinewave Generation
 - Using device configurator and PDL APIs
 - CTDAC and Opamp are used
 - Values stored in LUT transferred to CTDAC using DMA
 - Internal Bandgap reference is used as CTDAC source
 - Opamp used as reference buffer

Analog to Digital Converter



- SAR ADC Subsystem block
 - 12 bit SAR ADC converter
 - Embedded reference block
 - A Mux (SARMUX) at the input of the converter
 - A Sequence Controller (SARSEQ) which enables multi channel acquisition without CPU intervention




Analog to Digital Converter



- Maximum sample rate of 1Msps
- Sixteen individually configurable channels (depends on routing capabilities)
- Per channel selectable
 - Single ended or differential input mode
 - Input from external pin
 - One of four acquisition times
 - Averaging and accumulation
- Firmware/Hardware Trigger for Single Shot/ Continuous Mode
- Selectable voltage reference
- Interrupt Generation

Analog to Digital Converter





Using ADC in your application - HAL



Configure ADC component


```
- cyhal_adc_init(
  cyhal_adc_t * obj,
  cyhal_gpio_t pin,
  const cyhal_clock_t * clk)
```

Configure ADC channel

```
cyhal_adc_channel_init_diff (cyhal_adc_channel_t * obj,
cyhal_adc_t * adc,
cyhal_gpio_t vplus,
cyhal_gpio_t vminus,
const cyhal_adc_channel_config_t * cfg )
```

Read result

- int32_t cyhal_adc_read(const cyhal_adc_channel_t * obj)





Initialize Component

Enable Component

```
- Cy_SAR_Enable(SAR_Type * base)
```

Start Conversion

```
- void Cy_SAR_StartConvert(
          SAR_Type * base,
          cy_en_sar_start_convert_sel_t startSelect)
```

Using ADC in your application - PDL




Setting up interrupt

Interrupt Status

- Cy SAR GetInterruptStatus(const SAR Type * base)
- Cy_SAR_ClearInterrupt(SAR_Type * base, uint32_t intrMask);







Channel 0			
? Input Mode	Single-ended ▼		
? Averaging			
? Range Interrupt Enable			
? Saturation Interrupt Enable			
? Minimum Acquisition Time (ns)	230		
? Achieved Acquisition Time	△ 240 ns		
? Achieved Sample Time	△ 1140 ns		
? Ch0 Vplus	P10[1] analog [USED] ▼		
Channel 1			

Analog Reference (AREF)




- Generates voltage reference Vref from one of the three sources
 - Local 1.2V reference (low noise, optimized for analog performance)
 - Reference from the SRSS(high noise, not recommended for analog)
 - An external pin
- Generates 1uA IZTAT independent of temperature variations(Local/SRSS)
- Generates IPTAT current reference
- Option to enable local reference in DeepSleep mode

AREF Output	SAR	CTDAC	СТВ	CSDv2
VREF	optional	optional	_	optional
IZTAT	required	_	optional	optional
IPTAT	_	_	required	_

Analog Reference (AREF)





Using AREF in your application - PDL



Initialize component


cy_en_sysanalog_status_t Cy_SysAnalog_Init(const cy_stc_sysanalog_config_t * config)

> Enable component

- void Cy_SysAnalog_Enable(void)




Using AREF in your component – Device Configurator



Low-Power Comparator



- Configurable input pins
- Configurable power and speed
- Ultra low-power mode support
- Hysteresis option
- Output Edge Detection
- Local reference voltage generation
- Wakeup source from low-power modes







Configure Comparator

Initialize comparator





Set the inputs

```
void Cy_LPComp_SetInputs(LPCOMP_Type * base,
cy_en_lpcomp_channel_t channel,
cy_en_lpcomp_inputs_t inputP,
cy_en_lpcomp_inputs_t inputN)
```

LPComp configuration

```
Cy_LPComp_Init(LPCOMP_Type * base,
cy_en_lpcomp_channel_t channel,
const cy_stc_lpcomp_config_t * config)
```






Enable Local reference if needed

```
Cy_LPComp_ConnectULPReference(MYLPCOMP_HW, MYLPCOMP_CHANNEL);
Cy_LPComp_UlpReferenceEnable(MYLPCOMP_HW);
```

Enable the LPComp block

Analog Routing





Switch Control Functions



- Switch control Functions in the PDL gives a set of API's to control the routing around an analog peripheral
- Peripheral specific APIs in controlling the switches around the peripheral

```
    void Cy_CTDAC_SetAnalogSwitch(
        CTDAC_Type * base,
        uint32_t switchMask,
        cy_en_ctdac_switch_state_t state)
    uint32_t Cy_SAR_GetAnalogSwitch(
        const SAR_Type * base,
        cy_en_sar_switch_register_sel_t switchSelect)
    void Cy CTB OpenAllSwitches(CTBM Type * base)
```

Demo



- Demo 2: ADC UART
 - Using HAL APIs
 - Post processing is done on data
 - Results are printed out through UART
- Demo 3: LPComp Hibernate
 - Using PDL APIs
 - Device is woken up from hibernate using LPComp

Overview



- Recap
 - Analog peripherals available in PSoC 6
 - Understood the basic functionality of each of the peripheral
 - Learned to use each block using ModusToolBox

Resources

- ModusToolBox User Guide
- Cypress Github Landing Page
- PSoC 6 Architecture TRM



Questions?

https://community.cypress.com/welcome



Part of your life. Part of tomorrow.