Intel and Advanced Micro Devices (AMD) both sell compatible microprocessors conforming to the x86 architecture. Intel Pentium III and Pentium 4 microprocessors were largely advertised according to clock frequency in the late 1990s and early 2000s, because Intel offered higher clock frequencies than its competitors. However, Intel's main competitor, AMD, sold Athlon microprocessors that executed programs faster than Intel's chips at the same clock frequency. Why?

- · instructions/clock cycle
- · frequency not the only factor; lower clock frequency but better performing
- · Zen, Zen 2 AMD microarchitectures that implement x86 architecture

MULTI-CYCLE PROCESSOR

· Processor: datapath (functional blocks), control (control signals)

where data flows

manipulates data


ALU Control C 2:03


& functions:


3 inputs


· Register file + ALU


ALU-Arithmatic and Logic Unit











- Only one adder (inside ALU)
- In lab datapath design, two adders used (separate adder for PC)
- Would using two adders in current design help? How?
- Note that in both cases, architecture remains the same


Other Instructions · Sw · R-type (add, sub, and,...) · beq Store Word Instruction sw \$50, 7(\$0) # write the value in \$50 to loc 7 72 · Address computation same as for lw Register contents to be written to main memory · Steps 1, 2 and 3 same as in lw · Step 4: Register contents to be written into computed memory address Write to Memory write into ALUSrcA ALUSrcB_{1:0} ALUControl_{2:0} WE3 RD1 Instr / Data (32-bit data to store) calculated addr Recall: I-type instruction OP imm 27 74 6 bits 5 bits 5 bits 16 bits 25:21 15:0 31: 26 20:16

R-type Instructions

- Step 1 (fetch): same as lw
- · Step 2: similar to lw (no sign extending; read 2 operands)
- · Step 3: write ALU output into destination register

add \$50, \$51, \$52

- · Read from rs and rt
 - · Write ALU Result to reg file
 - · Write to rd (instead of rt)



Recall: R-type instruction

OP

27

	6 bits	5 bits	5 bits	5 bits	5bits	6 bit
	31: 26	25:21	20:16	เร:เเ	10:6	5:0

rd

74

shamt funct

beg Instruction · Step 1: fetch · Step 2: compare register contents · Step 3: change PC contents (if registers equal) beg \$50, \$51, loop CPC relative) rs == rt? offset value x4 C << 2) next PC inst BTA = Csign-extended immediate << 2) + CPC+4> 00 then 11 Pc update enable ALUSrcA ALUSrcB_{1:0} ALUControl_{2:0}BranchPCWrite 32 bits single all zero - bif ALV output (status bit) byte oddressable Recall: I-type instruction OP 27 **r**t imm 5 bits 5 bits 16 bits 6 bits 31: 26 25:21 20:16 15:0