


## R-Type Instruction


- 4 clock cycles

### clock cycle #1

- fetch instruction




so: fetch




## clock cycle #2

- decode state




so: fetch

sl: decode




## clock cycle #3




so: fetch

sl: decode

sb: execute




## clock cycle #4



S0: fetch


S1: decode

S6: execute




# Branch if Equal Instruction

## clock cycle #1




so: fetch




## Clock Cycle #2

- decode
- compute branch target address




So: fetch

SI: decode




### clock cycle #3



so: fetch

Sl: decode


## S8: Branch



## Control FSM

- For each instruction, FSMs


same




- Each final state connects back to first state (start state) to start next cycle
- First 2 states made common for all instructions, then branching for each instruction



## Control FSM for Multi-Cycle Datapath



## Control Unit



## ALU Decoder

ALUOp	Funct	ALUControl
00	X	010 (add)
X1	X	110 (subtract)
1X	100000 (add)	010 (add)
1X	100010 (sub)	110 (subtract)
1X	100100 (and)	000 (and)
1X	100101 (or)	001 (or)
1X	101010 (slt)	111 (set less than)