
#### R-Type Instruction

· 4 clock cycles


#### Clock cycle #1

· fetch instruction








reset | Tor 0=0 ALUSYE A= 0 ALUSYE B = 01 ALUOP = 00 PC SYC = 0 IRWrite PCWrite




IRWrite PCWrite













### Branch if Equal Instruction







- · decode
- · compute branch target address










#### Control FSM For each instruction, FSMs same BEQ R-Type SW LW IorD = 0 AluSrcA = 0 AluSrcB = 01 AluOp = 00 PCSrc = 0 S0: Fetch lorD = 0 AluSrcA = 0 AluSrcB = 01 AluOp = 00 PCSrc = 0 lorD = 0 S0: Fetch S0: Fetch IorD = 0 AluSrcA = 0 AluSrcB = 01 AluOp = 00 PCSrc = 0 AluSrcB = 01 Reset Reset AluOp = 00 PCSrc = 0 IRWrite Reset -Reset · IRWrite PCWrite IRWrite **PCWrite** S1: Decode S1: Decode S1: Decode S1 · Decode AluSrcA = 0 AluSrcB = 11 AluOp = 00 Op = LW or Op = SW Op = BEQ Op = LW or Op = SW Op = R-type S8: Branch S6: Execute S2: MemAdr AluSrcA = 1 AluSrcB = 00 AluOp = 01 PCSrc = 1 Branch S2: MemAdi same; AluSrcA = 1 AluSrcB = 00 AluOp = 10 AluSrcA = 1 AluSrcA = 1 AluSrcB = 10 AluOp = 00 AluSrcB = 10 AluOp = 00 LW, SW4 R-Type Op = SW Op = LW don't care S7: ALU Writeback Same S5: MemWrite RegDst = 1 MemtoReg = 0 RegWrite S3: MemRead about control IorD = 1 IorD = 1 all 4 can be identical S4: Mem Writeback RegDst = 0 MemtoReg = 1 RegWrite state (start Each final state connects back to first start next cycle states made common for all instructions, then branching for each instruction

#### Control FSM for Multi-Cycle Datapath S0: Fetch S1: Decode IorD = 0Reset AluSrcA = 0ALUSrcA = 0 ALUSrcB = 01 ALUSrcB = 11 ALUOp = 00PCSrc = 0ALUOp = 00**IRWrite PCWrite** Op = BEQOp = LWOp = R-typeOp = SW S2: MemAdr S6: Execute S8: Branch ALUSrcA = 1 ALUSrcA = 1 ALUSrcB = 00 ALUSrcA = 1 ALUSrcB = 10 ALUSrcB = 00 ALUOp = 01ALUOp = 00ALUOp = 10PCSrc = 1 Branch Op = SW S7: ALU Op = LWS5: MemWrite Writeback S3: MemRead RegDst = 1IorD = 1IorD = 1MemtoReg = 0MemWrite RegWrite S4: Mem Writeback RegDst = 0MemtoReg = 1 RegWrite

## Control Unit



# ALU Decoder

ALUOp	Funct	ALUControl
- 00	X	010 (add)
X1	X	110 (subtract)
1X	100000 (add)	010 (add)
1X	100010 (sub)	110 (subtract)
1X	100100 (and)	000 (and)
1X	100101 (or)	001 (or)
1X	101010 (slt)	111 (set less than)