


Intel and Advanced Micro Devices (AMD) both sell compatible microprocessors conforming to the x86 architecture. Intel Pentium III and Pentium 4 microprocessors were largely advertised according to clock frequency in the late 1990s and early 2000s, because Intel offered higher clock frequencies than its competitors. However, Intel's main competitor, AMD, sold Athlon microprocessors that executed programs faster than Intel's chips at the same clock frequency. Why?

- instructions/clock cycle
- frequency not the only factor; lower clock frequency but better performing
- Zen, Zen 2 - AMD microarchitectures that implement x86 architecture

### MULTI-CYCLE PROCESSOR

- Processor: datapath (functional blocks), control (control signals)  
↓ where data flows
↓ manipulates data
- Register file + ALU

### ALU - Arithmetic and Logic Unit



ALUControl[2:0]


F <sub>2:0</sub>	Function
000	A & B <b>AND</b>
001	A   B <b>OR</b>
010	A + B <b>add</b>
011	not used
100	A & ~B
101	A   ~B
110	A - B <b>sub</b>
111	SLT <b>shift left</b>

8 functions:  
3 inputs

## Architectural State

- PC
- Registers
- Memory

↪ outside microprocessor ; external




## Load Word Instruction


Lw \$s0, 5(\$t1) → load from memory  
 rt                      rs

- Address calculation  
 base address (\$t1) + offset (5)

## Step 0 - Fetch Instruction




## Step 1 - Read source operands from RF



Recall: I-type instruction



## Step 2 - Read & Sign Extend the Immediate




Recall: I-type instruction




### Step 3- Compute Memory Address


add immediate to base  
addr



### Step 4 - Read from Memory



### Step 5 - Write data back into RF




Recall: I-type instruction

OP	rs	rt	imm
6 bits	5 bits	5 bits	16 bits
31:26	25:21	20:16	15:0

### Step 6 - Increment PC

- increment by 4 bytes (32-bit is 4 bytes, byte-addressable)



- Only one adder (inside ALU)
- In lab datapath design, two adders used (separate adder for PC)
- Would using two adders in current design help? How?
- Note that in both cases, architecture remains the same

## Other Instructions


- sw
- R-type cadd, sub, and, ...)
- beq

## Store Word Instruction

sw \$s0, 7(\$0)      # write the value in \$s0 to loc 7  
           rt            rs

- Address computation same as for lw
- Register contents to be written to main memory
- Steps 1, 2 and 3 same as in lw
- Step 4: Register contents to be written into computed memory address

## Write to Memory




Recall: I-type instruction

OP	rs	rt	imm
6 bits	5 bits	5 bits	16 bits
31:26	25:21	20:16	15:0

## R-type Instructions

- Step 1 (fetch): same as lw
  - Step 2: similar to lw (no sign extending; read 2 operands)
  - Step 3: write ALU output into destination register
- 
- Read from rs and rt
  - Write ALU Result to reg file
  - Write to rd (instead of rt)

add \$s0, \$s1, \$s2  
 rd rs rt



Recall: R-type instruction


OP	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits
31:26	25:21	20:16	15:11	10:6	5:0

## beq Instruction

- Step 1: fetch
- Step 2: compare register contents
- Step 3: change PC contents (if registers equal)

beq \$s0, \$s1, loop (PC relative)

rs == rt? offset value  $\times 4$  ( $\ll 2$ ) next PC inst  
 BTA = (sign-extended immediate  $\ll 2$ ) + (PC + 4)



Recall: I-type instruction

OP	rs	rt	imm
6 bits	5 bits	5 bits	16 bits
31:26	25:21	20:16	15:0