


# Pyramic array

## An FPGA based platform for many-channel audio acquisition


Juan Azcarreta Ortiz

Supervised by  
René Beuchat (LAP)  
Robin Scheibler (LCAV)  
Ramón Bragos (UPC)



# AN/FPS-115 PAVE PAWS radars

1



# Microphone arrays

2

Alfred M. Mayer






MIT

2 microphones



Beamformer, indoor-localization, source separation..

1024 microphones




# Pyramic array


3



Tetrahedron configuration




Star configuration





# Objectives

4




# Objectives: implementation

5








## Outline

1. SPI Communication System
2. DDR3 memory storage
3. Real-time Filter-and-Sum beamforming
4. Experiment
5. Live demo




# System Overview

8




# FPGA Design: SPI Communication





# FPGA Design: SPI Communication

9




# SPI Communication memory

10




# System Overview

11








- ARM processor runs applications on Linux OS
- Ethernet connection for Internet access
- FPGA is configured from image stored on microSD card at power up time


# System Overview

13



# FPGA Design: Filter-and-sum beamformer

14




- Real-time delay-and-sum beamformer
- Serializer reduces hardware resources



$$TDM = \frac{f_{clk}}{f_s} = \frac{50 \text{ MHz}}{48 \text{ kHz}} = 1024$$

# System Overview

15




- SRP Phat: Steered-response power algorithm [1] for speech signals.
- Tested at *INR019* in EPFL.




[1] J. H. DiBiase, 'A high-accuracy, low-latency technique for talker localization in reverberant environments using microphone arrays,' Ph.D. dissertation, Providence, RI, 2000.



- Build advanced applications for the Pyramic array.
- Characterize the microphones' response.
- Design FPGA based hardware accelerators.
- Resolve output overflow when using the FIR filters bank
- Build reconfigurable FIR filters



- SRP algorithm parameters
  - Frequency range: 100 Hz to 7 kHz
  - Far-field model
  - Hop size: 1024



# Thanks for your attention


---

16




# Appendix : Summary

- SPI Communication with the Pyramic array
- Filters-beamforming
- microSD card
  - Powers on the system
  - Configures the FPGA
- Ethernet controller: Internet sharing
- ARM Cortex-A9 processor
  - Runs on Linux OS




# Appendix: SPI Communication






# Appendix: Delay-and-sum beamformer



Clock Rate = 2 x Sample Rate



# Appendix: HPS System

