计算机组成

1 微机

微机结构

- Input 输入
- Output 输出
- Memory 存储器
- ALU 算术逻辑单元
- Control unit 控制单元

指令集: CISC(1-n个字), RISC(1个

字: CPU一次可以处理的最大比特数

位扩展:同一地址的位扩展,满足 一个字的输出

字扩展:增大字的量,选择不同的字,满足存储量需求

2 存储与I/O

内存特征

Location CPU,内部,外部

Capacity 字大小,字数目

Unit of transfer 内部(一字),外部(多字) — Addressable Unit: 内部(一字节),外部(簇)

Access method 访存方式

- Sequential 串行访问 (tape)
- Direct 直接访问 (disk)
- Random 随 机 访 问 (RAM,ROM)
- Associative 关联访问 (cache)

Performance 评价指标

- Access time
- Memory Cycle time
- Transfer Rate

Physical type 物理类型

- Semiconductor (RAM)
- Magnetic (disk & tape)
- Optical (CD & DVD)
- Others (Bubble Hologram)

Organisation Physical arrangement of bits into words(存储字)

I/O数据传送方式

程序控制方式 Programmed I/O

CPU与外设之间的数据传送是在程序控制下完成的。用查询方式使 CPU 与外设交换数据时,CPU要不断读取状态位据时,CPU要不断读取状态位据会查输入设备是否已准备好数据检查计步多外设的速度很低,这部时间,而真正用于传输数据的时间却很少,使CPU的利用率变得很低。




图 6.7 查询式输入流程图




图 6.9 查询式输出流程图

中断方式 Interrupt driven I/O 采




Figure 7.6 Simple Interrupt Processing

直接存储器访问 DMA DMA控 制 器 临时接管总线,控制外设和和 的 报传送,控制外设话。 中 被 是 可 进行高速的数据 任 务, 中 速 完成交换 一 批 数据 的 任 条 的 一 批 数据 的 任 条 的 一 批 数据 的 任 各 的 时 时 一 的 不 要 CP U进 行 干 预 。 这 的 中 的 中 的 计 且 能 够 设 定 和 存 格 的 字 节 数 , 还 能 够 的 字 节 数 , 还 能 够 的 字 节 数 , 还 能 够 的 字 节 数 相 应 的 读 写 控 制 信 号 和 外 设 发 出 相 应 的 读 写 控 制 权 之 统 化 对 总 线 , 把 对 总 线 的 控 制 权 还 给 CP U。




Figure 7.12 DMA and Interrupt Breakpoints during an Instruction Cycle

3 80x86

8086 16-bit, 20-bit address.

8088 16-bit internal, 8-bit external. 只有两段:

BIU (Bus Interface Unit) 连接内存与 外设。

EU (Execution Unit) 执行之前获取的 指令。

双工作模式

最小模式 $MN/\overline{MX} = 1$ 单 CPU。

最大模式 MN/MX = 0 多 CPU(8086+8087), 8288控 制 芯

8086读周期时序: 在8086读周期内,有 关总线信号的变化如下:

- 1. M/IO在整个读周期保持有效,当进行存储器读操作时,M/IO为高电平;当进行I/O端口读操作时,M/IO为低电平.
- A19/S6~A16/S3是 在T1期 间,输 出CPU要 读 取 的 存储 单 元 的 地 址高4位.T2~T4期间输出状态信息S6~S3.
- 3. BHE/S7在T1期间输出BHE有效信号(BHE为低电平),表示高8位数据总线上的信息可以使用,BHE信号通常作为奇地址存储体的选择信号(偶地址存储体的选择信号是最低地址位A0).T2~T4期间输出高电平.
- 4. ADI5~AD0在T1期间输出CPU要读取的存储单元或I/O端口的地址A15~A0.T2期间为高阻态,T3~T4期间,存储单元或I/O端口将数据送上数据总线.CPU从ADI5~AD0上接收数据.

表 1: 微机概念差异

微处理器 Microprocessor	可以被微缩成集成电路规模的CPU电路,包
	含ALU,CU,寄存器
微型计算机 Mircrocomputer	微处理器,存储器,I/O,总线
微型计算机系统 Microcomputer system	以微型计算机为主体,配上I/O及系统软件就构成了
	微型计算机系统。
微控制器 Microcontrollers	A microcontroller has a CPU in addition to a fixed
	amount of RAM, ROM, I/O ports on one single chip
	(e.g. Cortex)
嵌入式系统 Embedded Systems	An embedded system uses a microcontroller or a mi-
	croprocessor to do one task and one task only

表 2: 总线类型

类型	仲裁	时序
単工	集中式	同步
多工	分布式	异步

表 3: 总线结构

	优点	缺点
单线结构	简单	吞吐量低
CPU-Central 双线结构	数据传输率高	I/O与内存需要经过CPU
Memory-Central 双线结构	CPU性能好 吞吐量高	

表 4: RAM 区别

	DRAM	\mathbf{SRAM}
字节存储方式	电容电荷	开关状态
电荷泄漏	有	无
刷新	需要	不需要
构造	简单	复杂
每位规模	更小	更大
价格	便宜	昂贵
刷新电路	需要	不需要
速度	更慢	更快
用途	主存储器	高速缓存

表 5: ROM 区别

掩膜型 ROM	无法修改
可编程只读存储器	一旦写入,不可改
PROM	变
可擦除可编程只读存	可写,用紫外光擦
储器 EPROM	除,重新写入
点可擦除的可编程只	通电擦除,重新写
读存储器 EEPROM	入
闪存 Flash	对芯片编程,通电
	擦除再写入

表 6: DMA 架构

	使用总线次数	CPU暂停次数
Single Bus, Detached	2	2
Single Bus, Intergrated	1	1
Seperate I/O	1	1

表 7: 8086 寄存器

Category	Bits	Register Names
General	16	AX(Accumulator), BX(Base), CX(Count), DX(Data)
	8	AH, AL, BH, BL, CH, CL, DH, DL
Pointer	16	SP(Stack Pointer), BP(Base Pointer)
Segment	16	CS(Code Segment), DS(Data Segment), SS(Stack Segment), ES(Extra Segment)
Instruction	16	IP(Instruction Pointer)
Flag	16	FR(Flag Register)

表 8: 段偏移寄存器

Segment register	CS	DS	ES	SS
Offset register	IP	SI,DI,BX	SI,DI,BX	SP,BP

表 9: Flag 寄存器

						•	0								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	R	R	R	OF	DF	IF	TF	SF	ZF	U	AF	U	PF	U	CF

- 5. ALE:在T1期间地址锁存有效信号,为一正脉冲,系统中的地址锁存器正是利用该脉冲的下降沿来锁存A19/S6~A16/S3,ADl5~AD0中的20位地址信息以及BHE.
- 6. RD在T2期间输出低电平,送到被选中的存储器或I/O接口.要注意的是,只有被地址信号选中的存储单元或I/O端口,才会被RD信号从中读出数据(数据送上数据总线ADI5~AD0).
- 7. DT/R在整个总线周期内保持低电平,表示本总线周期为读周期.在接有数据总线收发器的系统中,用来控制数据传输的方向.
- 8. DEN在T2~T3期间输出有效低电平,表示数据有效.在接有数据总线收发器的系统中,用来实现数据的选通.

8086写周期时序总线写操作的时序 与读操作时序相似,其不同处在于:

- 1. AD15~AD0在T2~T4期间送上 欲输出的数据,而无高阻态.
- 2. WR在T2~T4期间输出有效低电平,该信号送到所有的存储器和I/O接口.要注意的是,只有被地址信号选中的存储单元或I/O端口才会被WR信号写入数据.
- 3. DT/R在整个总线周期内保持高电平,表示本总线周期为写周期.在接有数据总线收发器的系统中,用来控制数据传输方向.

条件符:

- CF (Carry Flag): 进位符 set whenever there is a carry out, from d7 after a 8-bit op, from d15 after a 16-bit op
- PF (Parity Flag): 校验符 the parity of the op result's low-order byte, set when the byte has an even number of 1s (偶1为1)
- AF (Auxiliary Carry Flag): 辅助进位 符 set if there is a carry from d3 to d4, used by BCD-related arithmetic
- **ZF** (Zero Flag): 零 set when the result is zero
- SF (Sign Flag): 符号符 copied from the sign bit (the most significant bit) after op
- OF (Overflow Flag): 溢出符 set when the result of a signed number operation is too large, causing the sign bit error

控制符:

IF (Interrupt Flag): 中断符 set or cleared to enable or disable only the external maskable interrupt requests

After reset, all flags are cleared which means you (as a programmer) have to set IF in your program if allow INTR.

CLI ; clears IF

STI ; sets IF

- **DF** (Direction Flag): 方向符 indicates the direction of string operations
- TF (Trap Flag): 陷阱符 when set it allows the program to single-step, meaning to execute one instruction at a time for debugging purposes

4 汇编

表 12: MODEL 大小

_							
	.MODEL	$code \sim 64KB$	data~64KB				
Γ	SMALL	>	≤				
	MEDIUM	>	\leq				
	COMPACT	\leq	>				
	LARGE	>	><				
	HUGE	>	>				
	TINY	<					

PTR 可以暂时性更改一个变量的类型。

DATA1 DB 10H,20H,30H DATA2 DW 4023H,0A845H

MOV BX, WORD PTR DATA1; 2010H -> BX
MOV AL, BYTE PTR DATA2; 23H -> AL
MOV WORD PTR [BX], 10H; [BX], [BX+1] <- 0010H

JMP FAR PTR aLabel

8086 中没有内存到内存的直接运算。

除法运算比较特殊。

type	op1	op2	op1 op2	mod
$\mathrm{B/B}$	AL	src	AL	AH
W/W	AX	src	AX	DX
W/B	AX	src	AL	AH
DW/W	DX,AX	src	AX	DX

跳转前的比较: CMP dest, src

	CF	ZF
dest > src	0	0
dest = src	0	1
dest < src	1	0

其他跳转:

Mnemonic	Condition	跳转条件
JNC	CF=0	不进位
JNE/JNZ	ZF=0	不等于0
JNO	0F=0	没有溢出
JNP/JPO	PF=0	奇数个1
JNS	SF=0	不是负数
JP	0F=1	溢出
JP/JPE	PF=1	偶数个1
JS	SF=1	负数

5 芯片

5.1 存储器

Checksum 不进位地将所有的字节相加,取和的二的补码。

Parity bit 考虑原有位和奇偶校验位1的个数的总和。偶校验: 当序列中有奇数个1时设置为1; 奇校验: 当序列中有偶数个1时设置为1。

CRC for disks and the Internet. k-bit data, n-bit CRC:

$$CRC = (M(X) \times X^n) \bmod G(X)$$
 (1)

5.2 外设 8255

5.3 计时器 8253

5.4 中断 8259

8086/8088 有 256 个中断类型。

INT OOH INT OFFH

中断向量表(IVT)

CS = Type * 4 IP = Type * 4 + 2

中断服务程序(ISR)

	CALL FAR	INT			
jump	anywhere \leq	a fix location			
	1MB				
occurence	in the se-	an external			
	quence of	interrupt at			
	instructions	any time			
maskable	cannot be	can be			
	masked (dis-	masked			
	abled)				
save	CS:IP	FR+CS:IP			
return	RETF	IRET			

中断优先级:

$$INT > NMI > INTR$$
 (2)

高优先级中断(数字小的)可以打断低优先级中断,低优先级中断只能在EOI之后才能够打断高优先级中断。

STI (EOI) IRET

5.5 连接 8251

	Parrallel	Serial
transfer	每一位用一	只用一条线
	条线	
bit	一般用8条	线上每次传
	以上的线	一位
control	需要额外的	不需要
signal	控制信号	
usage	快速 昂贵	便宜 慢速
	短距离	长距离

Signal	Description	0	1
ALE	Address Latch Enabled		Latched
BHE	Bank High Enabled	$AD_8 \sim AD_{15}$ Enabled	$AD_8 \sim AD_{15}$ Disabled
$\overline{\mathrm{DT}/\overline{\mathrm{R}}}$	direction of Data Transfer	sending data	receiving data
DEN	Data transceiver ENabled	enabled	disabled
WR	WRiting to Mem/IO	writing	
RD	ReaDing from mem/IO	reading	
M/\overline{IO}	CPU accessing Memory / IO	IO	Memory
INTR	INTerrupt Request, maskable		Requesting
	by clearing IF		
INTA	INTerrupt Acknowledge		Acknowledge
NMI	Non-Maskable Interrupt,		will be interrupted
	CPU is interrupted after fin-		
	ishing the current instruction;		
	cannot be masked by software		
HOLD	HOLD the bus request		hold
HLDA	HoLD request acknowledge		hold req ack
TEST	for debug	test	
READY	mem/IO is READY for trans-		ready
	fer		
RESET	reset the CPU, IP, DS, SS, ES		CS=0FFFFH
	and 6 inst in instruction queue		
	are cleared		

表 11: MOV 指令

Instruction	Segment Used	Default Segment
MOV AX, CS:[BP]	CS:BP	SS:BP
MOV DX, SS:[SI]	SS:SI	DS:SI
MOV AX, DS:[BP]	DS:BP	SS:BP
MOV CX, ES:[BX]+12	ES:BX+12	DS:BX+12
MOV SS:[BX][DI]+32, AX	SS:BX+DI+32	DS:BX+DI+32

表 13: PROC 范围

PROC	IP	current code segment
SHORT	$-128 \sim 127 (\pm 1B)$	
NEAR	$-32768 \sim 32767 (\pm 2B)$	within
FAR	changed along with CS	outside

CALL procedure

RET

表 14: 数据定义

	描述	示例
ORG	指定开始偏移量	ORG 10H
DB	分配字节大小的块,依次写入	Z DB "Good Morning"
EQU	定义常量	NUM EQU 234
DUP	复制字符	x DB 6 DUP(23H)

表 16: 算术运算

	op1	,op2	calc
ADD	dest	src	dest = dest src
ADC	dest	src	dest = dest + src + CF
SUB	dest	src	dest = dest - src
SBB	dest	src	dest = dest - src - CF
INC	dest		dest = dest + 1
DEC	dest		dest = dest - 1
MUL	src		(DX,) $AX = src * AX$
DIV	src		AL = AL / src, AH = AL mod src*

 ${\tt CMP}\ op1,\!op2$

表 15: 跳转指令

12. 均1771日 7					
Mnemonic	Condition	op1~op2			
	Unsigned				
JA/JNBE	CF=0 & ZF=0	>			
JAE/JNB	CF=0	\geq			
JB/JNAE	CF=1	<			
JBE/JNA	CF=1 ZF=1	\leq			
Signed					
JG/JNLE	SF=0F & ZF=0	>			
JGE/JNL	SF=OF	\geq			
JL/JNGE	SF \oplus OF	<			
JLE/JNG	ZF=1 SF \oplus OF	<u> </u>			

表 17: 逻辑运算

	op1	,op2	calc
AND	dest	src	dest = dest & src
OR	dest	src	dest = dest src
XOR	dest	src	dest = dest \oplus src
NOT	dest		$dest = \sim dest$
SHR	dest	reg	<pre>dest = dest >> reg(zero-ext)</pre>
SHL	dest	reg	dest = dest << reg
ROL	dest	reg	dest = >> dest << reg
RCL	dest	reg	dest = >> CF << dest << reg

表 18: 存储器访问

		$\overline{\mathrm{BHE}}$	AO	访问
MOV AL,	[100h]	1	0	D7-D0
MOV AL,	[101h]	0	1	D15-D8
MOV AX,	[100h]	0	0	D15-D0
MUM VA	[101h]	0	1	D15-D8
MUV AX,	AX, [101h]	1	0	D7-D0

表 19: 8255 功能信号

表 20: 8255 模式

$\overline{\mathrm{CS}}$	A_1	A_0	$\overline{\mathrm{RD}}$	$\overline{\mathrm{WR}}$	Function
0	0	0	0	1	PA→Data bus
0	0	1	0	1	PB→Data bus
0	1	0	0	1	PC→Data bus
0	0	0	1	0	Data bus→PA
0	0	1	1	0	Data bus→PB
0	1	0	1	0	Data bus→PC
0	1	1	1	0	Data bus→CR
1			1	1	$D_0 \sim D_7$ in float

	Mode 0	Mode 1	Mode 2	BSR
PCU	$PC_7 \sim PC_4$	$PC_7 \sim PC_3$	$PC_7 \sim PC_3$	
PCL	$PC_3 \sim PC_0$	$PC_2 \sim PC_0$		
PA	I/O	I/O	I&O	I
PB	I/O	I/O		I
PCU	I/O	Handshake for PA	Handshake for PA	0
PCL	I/O	Handshake for PB		

表 21: 8255 模式字(CR)

	D7	D6 D5		D4	D3	D2	D1	D0
	1	Group A	Group A	PA	PCU	Group B	PB	PCL
0		00 Mode 0	Simple I/O	Output	Output	Mode 0	Output	Output
1	Input/Output modes	1* Mode 2	01 Mode 1	Input	Input	Mode 1	Input	Input
	0	*	*	*	PC	PC	PC	Set
0	BSR mode					$000 \mathrm{PC}_0$		Reset
1						111 PC ₇		Set

表 23: 8253 模式


表 22: 8253 功能信号


$\overline{\mathrm{CS}}$	A_1	A_0	$\overline{\mathrm{RD}}$	$\overline{\mathrm{WR}}$	Function
					for
					counter
0	0	0	1	0	W C0
0	0	1	1	0	W C1
0	1	0	1	0	W C2
0	1	1	1	0	W CP
0	0	0	0	1	R C0
0	0	1	0	1	R C1
0	1	0	0	1	R C2
0	1	1	0	1	R CP (for
					8254)
1			*	*	Not Avail-
					able


	Mode 0	Mode 1	Mode 2	Mode 3	Mode 4	Mode 5
	Interrupt	One-shot	Rate-	Square	Software	Hardware
	on ter-		generator	wave	triggered	triggered
	minal			rate-	strobe	strobe
	count			generator		
initial	L	Н	Н	Н	Н	Н
count	L	L	Н	Н	Н	Н
started						
Gate=1	enable	pulse to	repeat	repeat	enable	pulse to
	counting	retrigger	counting	counting		retrigger
Gate=0	disable	enable	disable	Output	disable	enable
	counting		counting	$L{\rightarrow}H,$		
				disabled		
Terminal	Н	Н	L	odd: H	$L{\rightarrow}H$	$L{\rightarrow}H$
				for $\frac{n+1}{2}$,		
]				L for		
				$\frac{n-1}{2}$		


表 24: 8253 模式字


D7	D6		D5	D4		D3	D2	D1		D0	
SC1	SC0		RW1	RW0		M2	M1	M0		BCD	
0	0	Select Counter 0	0	0	Counter latch command	0	0	0	Mode 0	0	16-bit
0	1	Select Counter 1	0	1	R/W least byte	0	0	1	Mode 1	1	BCD
1	0	Select Counter 2	1	0	R/W most byte	*	1	0	Mode 2		
1	1	READ back for 8254	1	1	R/W least, then most	*	1	1	Mode 3		
						1	0	0	Mode 4		
						1	0	1	Mode 5		








































































































































```
实验一
读取开关量状态取反后送显示
.MODEL SMALL
```

```
.DATA
.STACK 64
.CODE
PortIn EQU 90h ;定义输入端口号
PortOut EQU 0A0h ;定义输出端口号
main proc far
Again:IN AL,PortIn ;读取开关量状态
NOT AL ;取反
OUT PortOut,AL ;送显示
JMP Again ;跳转循环执行
main endp
END main ;指示汇编程序结束编译
```

```
样例
转换小写至大写
.MODEL SMALL
.STACK 64
       .DATA
DATA1 DB 'mY NAME is jOe'
       ORG 0020H
DATA2 DB 14 DUP(?)
       .CODE
MAIN
       PROC FAR
       MOV AX, @DATA
       MOV DS, AX
       MOV SI, OFFSET DATA1
       MOV BX, OFFSET DATA2
       MOV CX, 14
BACK:
       MOV AL, [SI]
                     ; get next ch
       CMP AL, 61H
                     ; less than 'a'
       JB OVER
       CMP AL, 7AH
                     ; greater than 'z'
       JA OVER
       AND AL, 11011111B; convert
OVER:
       MOV [BX], AL
       INC SI
       INC BX
       LOOP BACK
       MOV AH, 4CH
       INT 21H
       ENDP
MAIN
       END MAIN
```

```
。MODEL SMALL
.8086
.data
.code
.startup
MOV AX,8000H
MOV DS,AX
MOV BX,OH

MOV AL,OH

L:

MOV BYTE PTR [BX],AL ;将中的数据以字
节为单位送到ALDS:所指字节单元BX
```

```
INC AL
INC BX
JNZ L
WT:
JMP WT
.stack 100h ; 定义字节容量的堆
栈256
END
```

```
输入送数码管显示
A_PORT EQU 8020H
B_PORT EQU 8022H
C_PORT EQU 8024H
CTRL_PORT EQU 8026H
      .DATA
TAB1
      DB 3FH ; 7-Segment Tube, 0 - F
      DB 06H ; 共阴极类型的段数码管7
      DB 5BH ; a a a
                   b
      DB 4FH ; f
      DB 66H ; f
      DB 6DH ; f
      DB 7DH ; g g g
      DB 07H ; e c
      DB 7FH ; e
      DB 6FH ; e
      DB 77H ; d d d h h h
      DB 7CH ; -----
      DB 39H ; b7 b6 b5 b4 b3 b2 b1 b0
      DB 5EH ; DP g f e d c b a
      DB 79H ;
      DB 71H ;
      .CODE
   ASSUME CS:CODE, DS:DATA
START: MOV AX, DATA
      MOV DS, AX
      MOV AL, 90H
      MOV DX, CTRL_PORT
      OUT DX, AL
ADD1: MOV DX, A_PORT
      IN AL. DX
      AND AL, OFH
      MOV BX, OFFSET TAB1
      XLAT ; is in AL
      MOV DX, B_PORT
      OUT DX, AL
      MOV CX, 0600H ; delay
ADD2: LOOP ADD2
      JMP ADD1
CODE
      ENDS
      END START
```

```
8255送显示
; 芯片端口地址8255 (Port Address):
L8255PA EQU 121H ; Port A
                    ; Port B
L8255PB
         EQU 123H
        EQU 125H
                   ; Port C
L8255PC
L8255CS EQU 127H ; 8255 Control
   Register
INIT8255 PROC
      ; Init 8255 in Mode O, L8255PA OUTPUT
          , L8255PB OUTPUT, L8255PCU OUTPUT
          , L8255PCL INPUT
      MOV AL, 10000001B
      MOV DX, L8255CS
                        ; should be
          assigned to DX first
      OUT DX, AL
      RET
INIT8255 ENDP
```

```
实验三
8253计时器
; 芯片端口地址8253 (Port Address):
EQU 102H ; Timer1
EQU 104H ; Timer2
EQU 106H ; 8253 Control
L8253T1
L8253T2
L8253CS
  Register
INIT8253 PROC
; Set the mode and the initial count for
   Timer0
       MOV DX, L8253CS
      MOV AL, 00110110B
       OUT DX, AL ; counter 0, mode 3,
          HEX
       MOV AX, 2710H ; 1MHz -/10^4-> 100Hz
       MOV DX, L8253TO ; counter 0
       OUT DX, AL
       MOV AL, AH ; then send high byte
       OUT DX, AL
; Set the mode and the initial count for
   Timer1
      MOV DX, L8253CS
      MOV AL, 01110110B
       OUT DX, AL ; counter 1, mode 3,
          HFX
       MOV AX, 64H ; 100Hz -/100-> 1Hz
       MOV DX, L8253T1 ; counter 1
       OUT DX, AL
       MOV AL, AH ; then send high byte
       OUT DX, AL
; Set the mode and the initial count for
   Timer2
       MOV DX, L8253CS
       MOV AL, 10110000B
       OUT DX, AL ; counter 2, mode 0,
          HEX
       MOV AX, OC350H ; 1MHz - /5*10^4 - >
```

```
20Hz

MOV DX, L8253T2 ; counter 0

OUT DX, AL

MOV AL, AH ; then send high byte

OUT DX, A

RET

INIT8253 ENDP
```

```
中断向量表(IVT)
       MOV BL, IRQNum ; BL is used as a
          parameter to call the procedure
          INT\_INIT
       CALL INT_INIT ; Procedure INT_INIT
           is used to set up the IVT
       MOV CH, OH ; Initial counter for
          number displaying: 0001
INT_INIT PROC FAR
       CLI ; Disable interrupt
       MOV AX, O
       MOV ES, AX
                    ; To set up the
          interrupt vector table
; Put your code here
; Hint: you can use the directives such as
    SEGMENT, OFFSET to get the segment value
    and the offset of a label
       MOV BH, OH
       MOV CL, 2H
       SHL BX, CL
                    ; X4
       MOV SI, BX
       MOV AX, OFFSET MYIRQ
       MOV ES: [SI], AX
       MOV AX, SEG MYIRQ
       MOV ES: [SI+2], AX
       STI
               ; Do not to forget to return
           back from a procedure
INT_INIT ENDP
```

```
实验三
中断服务程序(ISR)
MYIRQ PROC FAR
   STI
   MOV DX, L8255PC
   IN AL, DX
   MOV BL, AL
   NOT BL
   AND BL, 80H
   OR AL, BL
                    ; 0 -1-> 1
   AND AL, BL
                     ; 1 -0-> 0
   OUT DX, AL
   MOV BX, OC350H
   MOV AL, BL
   MOV DX, L8253T2 ; counter 2 new count
   OUT DX, AL
   MOV AL, BH
              ; then send high byte
```

```
OUT DX, AL

ADD CH, 1H
CMP CH, 4H
JAE reset
IRET
reset:
MOV CH, OH
IRET ; Do not forget to return back
from a ISR
MYIRQ ENDP
```

Use 8251 to transfer 256 characters in async mode, assuming that the port addr are 208H and 209H, the baud factor is 16, and 1 stop bit, 1 start bit, no parity bit, and 8-bit character are used.

```
样例
8251 编程
       LEA DI, Buf1 ;[S]sender
       MOV DX, 209H
       MOV AL, OOH ; worst-case init
       OUT DX, AL
       CALL DELAY
       MOV AL, OOH
       OUT DX, AL
       CALL DELAY
       MOV AL, OOH
       OUT DX, AL
       CALL DELAY
       \ensuremath{\mathsf{MOV}} AL, 40H ; reset command
       OUT DX, AL
       MOV AL, 01001110B; mode word
       OUT DX, AL
       MOV AL, 00110111B; command word
       OUT DX, AL
       MOV CX, 256; to send 256 char
; [S] sender
NEXT: MOV DX, 209H
       IN AL, DX ; status word
       AND AL, O1H ; TxRDY?
       JZ NEXT
       MOV AL, [DI]
       MOV DX, 208H; data register 208H
       OUT DX, AL ; send the char
       INC DI
       LOOP NEXT
; [R] receiver
       MOV SI, 0
NEXT: MOV DX, 209H
       IN AL, DX
       AND AL, O2H ; RxRDY?
       JZ NEXT
       MOV DX, 208H
       IN AL, DX ; receive a char
       MOV buf2[SI], AL
       INC SI
       LOOP NEXT
```