

DMA and Interrupt Breakpoints during an Instruction Cycle