计算机组成

1 微机

微机结构

- Input 输入
- Output 输出
- Memory 存储器
- ALU 算术逻辑单元
- Control unit 控制单元

指令集: CISC(1-n个字), RISC(1个

字: CPU一次可以处理的最大比特数

位扩展:同一地址的位扩展,满足 一个字的输出

字扩展:增大字的量,选择不同的字,满足存储量需求

2 存储与I/O

内存特征

Location CPU,内部,外部

Capacity 字大小,字数目

Unit of transfer 内部(一字),外部(多字) — Addressable Unit: 内部(一字节),外部(簇)

Access method 访存方式

- Sequential 串行访问 (tape)
- Direct 直接访问 (disk)
- Random 随 机 访 问 (RAM,ROM)
- Associative 关联访问 (cache)

Performance 评价指标

- Access time
- Memory Cycle time
- Transfer Rate

Physical type 物理类型

- Semiconductor (RAM)
- Magnetic (disk & tape)
- Optical (CD & DVD)
- Others (Bubble Hologram)

Organisation Physical arrangement of bits into words(存储字)

I/O数据传送方式

程序控制方式 Programmed I/O

CPU与外设之间的数据传送是在程序控制下完成的。用查询方式使 CPU 与外设交换数据时,CPU要不断读取状态位据时,CPU要不断读取状态位据会查输入设备是否已准备好数据检查计步多外设的速度很低,这部时间,而真正用于传输数据的时间却很少,使CPU的利用率变得很低。




图 6.7 查询式输入流程图




图 6.9 查询式输出流程图

中断方式 Interrupt driven I/O 采




Figure 7.6 Simple Interrupt Processing




Figure 7.12 DMA and Interrupt Breakpoints during an Instruction Cycle

3 80x86

8086 16-bit, 20-bit address.

8088 16-bit internal, 8-bit external. 只有两段:

BIU (Bus Interface Unit) 连接内存与 外设。

EU (Execution Unit) 执行之前获取的 指令。

双工作模式

最小模式 $MN/\overline{MX} = 1$ 单 CPU。

最大模式 MN/MX = 0 多 CPU(8086+8087), 8288控 制 芯

8086读周期时序: 在8086读周期内,有 关总线信号的变化如下:

- 1. M/IO在整个读周期保持有效,当进行存储器读操作时,M/IO为高电平;当进行I/O端口读操作时,M/IO为低电平.
- A19/S6~A16/S3是 在T1期 间,输 出CPU要 读 取 的 存储 单 元 的 地 址高4位.T2~T4期间输出状态信息S6~S3.
- 3. BHE/S7在T1期间输出BHE有效信号(BHE为低电平),表示高8位数据总线上的信息可以使用,BHE信号通常作为奇地址存储体的选择信号(偶地址存储体的选择信号是最低地址位A0).T2~T4期间输出高电平.
- 4. ADI5~AD0在T1期间输出CPU要读取的存储单元或I/O端口的地址A15~A0.T2期间为高阻态,T3~T4期间,存储单元或I/O端口将数据送上数据总线.CPU从ADI5~AD0上接收数据.

表 1: 微机概念差异

微处理器 Microprocessor	可以被微缩成集成电路规模的CPU电路,包
	含ALU,CU,寄存器
微型计算机 Mircrocomputer	微处理器,存储器,I/O,总线
微型计算机系统 Microcomputer system	以微型计算机为主体,配上I/O及系统软件就构成了
	微型计算机系统。
微控制器 Microcontrollers	A microcontroller has a CPU in addition to a fixed
	amount of RAM, ROM, I/O ports on one single chip
	(e.g. Cortex)
嵌入式系统 Embedded Systems	An embedded system uses a microcontroller or a mi-
	croprocessor to do one task and one task only

表 2: 总线类型

类型	仲裁	时序
単工	集中式	同步
多工	分布式	异步

表 3: 总线结构

	优点	缺点
单线结构	简单	吞吐量低
CPU-Central 双线结构	数据传输率高	I/O与内存需要经过CPU
Memory-Central 双线结构	CPU性能好 吞吐量高	

表 4: RAM 区别

	DRAM	\mathbf{SRAM}
字节存储方式	电容电荷	开关状态
电荷泄漏	有	无
刷新	需要	不需要
构造	简单	复杂
每位规模	更小	更大
价格	便宜	昂贵
刷新电路	需要	不需要
速度	更慢	更快
用途	主存储器	高速缓存

表 5: ROM 区别

掩膜型 ROM	无法修改
可编程只读存储器	一旦写入,不可改
PROM	变
可擦除可编程只读存	可写,用紫外光擦
储器 EPROM	除,重新写入
点可擦除的可编程只	通电擦除,重新写
读存储器 EEPROM	入
闪存 Flash	对芯片编程,通电
	擦除再写入

表 6: DMA 架构

	使用总线次数	CPU暂停次数
Single Bus, Detached	2	2
Single Bus, Intergrated	1	1
Seperate I/O	1	1

表 7: 8086 寄存器

Category	Bits	Register Names
General	16	AX(Accumulator), BX(Base), CX(Count), DX(Data)
	8	AH, AL, BH, BL, CH, CL, DH, DL
Pointer	16	SP(Stack Pointer), BP(Base Pointer)
Segment	16	CS(Code Segment), DS(Data Segment), SS(Stack Segment), ES(Extra Segment)
Instruction	16	IP(Instruction Pointer)
Flag	16	FR(Flag Register)

表 8: 段偏移寄存器

Segment register	CS	DS	ES	SS
Offset register	IP	SI,DI,BX	SI,DI,BX	SP,BP

表 9: Flag 寄存器

						•	0								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	R	R	R	OF	DF	IF	TF	SF	ZF	U	AF	U	PF	U	CF

- 5. ALE:在T1期间地址锁存有效信号,为一正脉冲,系统中的地址锁存器正是利用该脉冲的下降沿来锁存A19/S6~A16/S3,ADl5~AD0中的20位地址信息以及BHE.
- 6. RD在T2期间输出低电平,送到被选中的存储器或I/O接口.要注意的是,只有被地址信号选中的存储单元或I/O端口,才会被RD信号从中读出数据(数据送上数据总线ADI5~AD0).
- 7. DT/R在整个总线周期内保持低电平,表示本总线周期为读周期.在接有数据总线收发器的系统中,用来控制数据传输的方向.
- 8. DEN在T2~T3期间输出有效低电平,表示数据有效.在接有数据总线收发器的系统中,用来实现数据的选通.

8086写周期时序总线写操作的时序 与读操作时序相似,其不同处在于:

- 1. AD15~AD0在T2~T4期间送上 欲输出的数据,而无高阻态.
- 2. WR在T2~T4期间输出有效低电平,该信号送到所有的存储器和I/O接口.要注意的是,只有被地址信号选中的存储单元或I/O端口才会被WR信号写入数据.
- 3. DT/R在整个总线周期内保持高电平,表示本总线周期为写周期.在接有数据总线收发器的系统中,用来控制数据传输方向.

条件符:

- CF (Carry Flag): 进位符 set whenever there is a carry out, from d7 after a 8-bit op, from d15 after a 16-bit op
- PF (Parity Flag): 校验符 the parity of the op result's low-order byte, set when the byte has an even number of 1s (偶1为1)
- AF (Auxiliary Carry Flag): 辅助进位

- 符 set if there is a carry from d3 to d4, used by BCD-related arithmetic
- 存A19/S6~A16/S3,ADl5~AD0中 **ZF** (Zero Flag): 零 set when the result 的20位地址信息以及BHE. is zero
 - SF (Sign Flag): 符号符 copied from the sign bit (the most significant bit) after op
 - OF (Overflow Flag): 溢出符 set when the result of a signed number operation is too large, causing the sign bit error

控制符:

IF (Interrupt Flag): 中断符 set or cleared to enable or disable only the external maskable interrupt requests

After reset, all flags are cleared which means you (as a programmer) have to set IF in your program if allow INTR.

- **DF** (Direction Flag): 方向符 indicates the direction of string operations
- TF (Trap Flag): 陷阱符 when set it allows the program to single-step, meaning to execute one instruction at a time for debugging purposes

4 汇编

表 12: MODEL 大小

.MODEL	$code \sim 64KB$	$data \sim 64KB$
SMALL	>	\leq
MEDIUM	>	\leq
COMPACT	<u> </u>	>
LARGE	>	><
HUGE	>	>
TINY	<	<u></u>

PTR 可以暂时性更改一个变量的类型。

DATA1 DB 10H,20H,30H; DATA2 DW 4023H,0A845H

MOV BX, WORD PTR DATA1; 2010H -> BX
MOV AL, BYTE PTR DATA2; 23H -> AL
MOV WORD PTR [BX], 10H
; [BX], [BX+1] <- 0010H

JMP FAR PTR aLabel

8086 中没有内存到内存的直接运算。

除法运算比较特殊。

type	op1	op2	op1 op2	mod
B/B	AL	src	AL	AH
W/W	AX	src	AX	DX
W/B	AX	src	AL	AH
DW/W	DX,AX	src	AX	DX

跳转前的比较: CMP dest, src

	CF	ZF
dest > src	0	0
dest = src	0	1
dest < src	1	0

不需要比较的跳转:

Mnemonic	Condition	跳转条件
JNC	CF=0	不进位
JNE/JNZ	ZF=0	不等于0
JNO	OF=0	没有溢出
JNP/JPO	PF=0	奇校验
JNS	SF=0	不是负数
JP	OF=1	溢出
JP/JPE	PF=1	偶校验
JS	SF=1	负数

Signal	Description	0	1
ALE	Address Latch Enabled		Latched
BHE	Bank High Enabled	$AD_8 \sim AD_{15}$ Enabled	$AD_8 \sim AD_{15}$ Disabled
$\overline{\mathrm{DT}/\overline{\mathrm{R}}}$	direction of Data Transfer	sending data	receiving data
DEN	Data transceiver ENabled	enabled	disabled
WR	WRiting to Mem/IO	writing	
RD	ReaDing from mem/IO	reading	
M/\overline{IO}	CPU accessing Memory / IO	IO	Memory
INTR	INTerrupt Request, maskable		Requesting
	by clearing IF		
INTA	INTerrupt Acknowledge		Acknowledge
NMI	Non-Maskable Interrupt,		will be interrupted
	CPU is interrupted after fin-		
	ishing the current instruction;		
	cannot be masked by software		
HOLD	HOLD the bus request		hold
HLDA	HoLD request acknowledge		hold req ack
TEST	for debug	test	
READY	mem/IO is READY for trans-		ready
	fer		
RESET	reset the CPU, IP, DS, SS, ES		CS=0FFFFH
	and 6 inst in instruction queue		
	are cleared		

表 11: MOV 指令

Instruction	Segment Used	Default Segment
MOV AX, CS:[BP]	CS:BP	SS:BP
MOV DX, SS:[SI]	SS:SI	DS:SI
MOV AX, DS:[BP]	DS:BP	SS:BP
MOV CX, ES:[BX]+12	ES:BX+12	DS:BX+12
MOV SS:[BX][DI]+32, AX	SS:BX+DI+32	DS:BX+DI+32

表 13: PROC 范围

PROC	IP	current code segment
SHORT	$-128 \sim 127 (\pm 1B)$	
NEAR	$-32768 \sim 32767 (\pm 2B)$	within
FAR	changed along with CS	outside

CALL procedure
RET

表 14: 数据定义

	描述	示例
ORG	指定开始偏移量	ORG 10H
DB	分配字节大小的块,依次写入	Z DB "Good Morning"
EQU	定义常量	NUM EQU 234
DUP	复制字符	x DB 6 DUP(23H)

表 16: 算术运算

	op1	,op2	calc
ADD	dest	src	dest = dest src
ADC	dest	src	dest = dest + src + CF
SUB	dest	src	dest = dest - src
SBB	dest	src	dest = dest - src - CF
INC	dest		dest = dest + 1
DEC	dest		dest = dest - 1
MUL	src		(DX,) AX = src * AX
DIV	src		AL = AL / src, AH = AL mod src*


 ${\tt CMP}\ op1,\!op2$


表 15: 跳转指令


17 10: MU14 1H 4				
Mnemonic	Condition	op1~op2		
	Signed			
JA/JNBE	CF=0 & ZF=0	>		
JAE/JNB	CF=0	\geq		
JB/JNAE	CF=1	<		
JBE/JNA	CF=1 ZF=1	\leq		
Unsigned				
JG/JNLE	SF=0F & ZF=0	>		
JGE/JNL	SF=OF	\geq		
JL/JNGE	SF \oplus OF	<		
JLE/JNG	ZF=1 SF \oplus OF	\leq		


表 17: 逻辑运算


	op1	,op2	calc
AND	dest	src	dest = dest & src
OR	dest	src	dest = dest src
XOR	dest	src	dest = dest \oplus src
NOT	dest		$dest = \sim dest$
SHR	dest	reg	<pre>dest = dest >> reg(zero-ext)</pre>
SHL	dest	reg	dest = dest << reg
ROL	dest	reg	dest = >> dest << reg
RCL	dest	reg	dest = >> CF << dest << reg





































































锁存器和数据传输器



INPUTS

		OUTPUT	
E	DIR	001701	
L L H	L H X	Bus B Data to Bus A Bus A Data to Bus B Isolation	

8086/88 总线周期 CLK M/IO Low level for IO, high for mer Addr BHE BHF/S-饭 ALE DEN ___ AD15~AD0 = DT/R $\overline{\mathrm{RD}}$ AD15~AD DT/R WR • READY



实验-交通灯 .MODEL SMALL ; 设定汇编程序使 用8086SmBLl model ;设定采用汇编指令集8086 .8086 PortIn EQU 80h ;定义输入端口号 PortOut EQU 88h ;定义输出端口号 ; 定义字节容量的堆栈256 .stack 100h ; 定义数据段 .data ; 状态变量 state DB OH second DB OH ; 秒数 ; Code segment definition .code MAIN PROC FAR MOV AX,@data MOV DS,AX MOV BL, state ; state 0 MOV CL, second MOV AL,36H ; corres. state Again: OUT PortOut, AL ADD CL, 1H ; + 1s CMP CL, 10h JAE Change ; change the stateJMP Again

```
Change:
      MOV CL,OH
                            ; second = 0
      ADD BL, 1H
                            ; +1 state
      CMP BL,5H
      JAE reset
                            ; >=5 reset
      JMP Action
reset:
      MOV BL,1H
                            ; => state 1
Action:
      CMP BL, 1H
                            ; state <= 1
      JBE state1
      CMP BL,2H
      JBE state2
                            ; state <= 2
      CMP BL,3H
                            ; state <= 3
      JBE state3
      JMP state4
                             ; state = 4
state1:
                        ; green red
      MOV AL,33H
        110011
      JMP Again
state2o:
      OUT PortOut, AL
      ADD CL,1H
                            ; +1s
 JMP state2
state2:
      MOV AL,37H ; off red 110111 \, OUT PortOut,AL
      ADD CL, 1H
                            ; +1s (come
         as Os)
      CMP CL,7H
                            ; 7s is over
      JAE state2y
                             ; change to
         yellow
                            ; ALink
      JMP state2o
state2y:
      MOV AL,35H ; yellow red
         110101
                            ; finish the
      JMP Again
          remaining 3s
state3:
      MOV AL, 1EH
                 ; red green
         011110
      JMP Again
state4o:
      MOV AL, 1EH
                        ; red green
      OUT PortOut, AL
      ADD CL,1H
 JMP state4
state4:
                     ; red off
      MOV AL, 3EH
      OUT PortOut, AL
      ADD CL, 1H
      CMP CL,7H
      JAE state4y
      JMP state4o
state4y:
      MOV AL, 2EH
      JMP Again
MAIN ENDP
 END MAIN
```

```
转换小写至大写
.MODEL SMALL
.STACK 64
       .DATA
DATA1 DB 'mY NAME is jOe'
      ORG 0020H
DATA2 DB 14 DUP(?)
      .CODE
MAIN PROC FAR
      MOV AX, @DATA
       MOV DS, AX
       MOV SI, OFFSET DATA1
       MOV BX, OFFSET DATA2
      MOV CX, 14
BACK: MOV AL, [SI] ; get next ch
       CMP AL, 61H ; less than 'a'
       JB OVER
       CMP AL, 7AH ; greater than 'z'
       JA OVER
      AND AL, 11011111B; convert
OVER: MOV [BX], AL
      INC SI
      INC BX
      LOOP BACK
      MOV AH, 4CH
      INT 21H
MAIN ENDP
      END MAIN
```