表 1: 8086 寄存器

Category	Bits	Register Names	
General	16	AX(Accumulator), BX(Base), CX(Count), DX(Data)	
	8	AH, AL, BH, BL, CH, CL, DH, DL	
Pointer	16	SP(Stack Pointer), BP(Base Pointer)	
Segment	16	CS(Code Segment), DS(Data Segment), SS(Stack Segment), ES(Extra Segment)	
Instruction	16	IP(Instruction Pointer)	
Flag	16	FR(Flag Register)	

表 2: 8086 接脚

Signal	Description	00001安四	1
		0	-
ALE	Address Latch Enabled		Latched
BHE	Bank High Enabled	$AD_8 \sim AD_{15}$ Enabled	$AD_8 \sim AD_{15}$ Disabled
${ m DT}/{ m \overline{R}}$	direction of Data Transfer	sending data	receiving data
DEN	Data transceiver ENabled	enabled	disabled
WR	WRiting to Mem/IO	writing	
RD	ReaDing from mem/IO	reading	
M/IO	CPU accessing Memory / IO	IO	Memory
INTR	INTerrupt Request, maskable		Requesting
	by clearing IF		
INTA	INTerrupt Acknowledge		Acknowledge
NMI	Non-Maskable Interrupt,		will be interrupted
	CPU is interrupted after fin-		
	ishing the current instruction;		
	cannot be masked by software		
HOLD	HOLD the bus request		hold
HOLDA	HoLD request acknowledge		hold req ack
TEST	for debug	test	
READY	mem/IO is READY for trans-		ready
	fer		
RESET	reset the CPU, IP, DS, SS, ES		CS=0FFFFH
	and 6 inst in instruction queue		
	are cleared		

**8086** 16-bit, 20-bit address.

8088 16-bit internal, 8-bit external.

只有两段:

BIU (Bus Interface Unit) 连接内存与外设。

EU (Execution Unit) 执行之前获取的指令。

双工作模式

最小模式  $MN/\overline{MX} = 1$  单 CPU。

最大模式  $MN/\overline{MX} = 0$  多 CPU(8086+8087), 8288控制芯片。