



Figure 7.12 DMA and Interrupt Breakpoints during an Instruction Cycle