## Contents

Design	1
VHDL Package	1
VHDL Approximation	
VHDL Source	
Plots	

## Design

```
function []=tanh_RALUT()
    problem = FunctionApproximation.Problem('tanh');
   problem.InputTypes = numerictype(1,8);
   problem.InputLowerBounds = -5;
   problem.InputUpperBounds = 5;
   problem.OutputType = numerictype(1,8,7);
    %Range Addressable Look Up Table
    %Optimization to be Range Addressable Look Up
   problem.Options.BreakpointSpecification='EvenPow2Spacing';
   problem.Options.WordLengths=8; %[8, 16, 32]
   problem.Options.Display=0;
   problem.Options.Interpolation = "Flat";
     problem.Options.HDL-Optimized = 1;
   problem.Options.SaturateToOutputType = 1; %Whether to automatically
saturate the range of the output of the function to approximate to the range
of the output data type, specified as a numeric or logical 1 (true) or 0
(false).
     problem.Options.UseParallel=1;
    problem.Options.OnCurveTableValues=0;
    solution = solve(problem);
    compare(solution);
    approximate(solution);
    memory = totalmemoryusage(solution);
    disp(memory);
end
https://www.mathworks.com/help/fixedpoint/ref/functionapproximation.options-
class.html
```

## VHDL Package

\_\_ \_\_\_\_\_

```
-- File Name:
hdlsrc\Approximate id 0af2ac3f3b928182f3ff557fc379a1d7491938e9\Approximate id
_0af2ac3f3b928182f3ff557fc379a1d7491938e9 pkg.vhd
-- Created: 2021-08-24 10:29:19
-- Generated by MATLAB 9.8 and HDL Coder 3.16
LIBRARY IEEE;
USE IEEE.std logic 1164.ALL;
USE IEEE.numeric std.ALL;
PACKAGE Approximate id 0af2ac3f3b928182f3ff557fc379a1d7491938e9 pkg IS
 TYPE vector of signed8 IS ARRAY (NATURAL RANGE <>) OF signed(7 DOWNTO 0);
END Approximate id 0af2ac3f3b928182f3ff557fc379a1d7491938e9 pkg;
VHDL Approximation
                      _____
-- File Name:
hdlsrc\Approximate id 0af2ac3f3b928182f3ff557fc379a1d7491938e9\Approximate id
Oaf2ac3f3b928182f3ff557fc379a1d7491938e9 pkg.vhd
-- Created: 2021-08-24 10:29:19
-- Generated by MATLAB 9.8 and HDL Coder 3.16
LIBRARY IEEE;
USE IEEE.std logic 1164.ALL;
USE IEEE.numeric std.ALL;
PACKAGE Approximate id 0af2ac3f3b928182f3ff557fc379a1d7491938e9 pkg IS
 TYPE vector of signed8 IS ARRAY (NATURAL RANGE <>) OF signed(7 DOWNTO 0);
END Approximate id 0af2ac3f3b928182f3ff557fc379a1d7491938e9 pkg;
VHDI Source
__ ______
-- File Name:
hdlsrc\Approximate id 0af2ac3f3b928182f3ff557fc379a1d7491938e9\Source.vhd
-- Created: 2021-08-24 10:29:18
```

```
-- Generated by MATLAB 9.8 and HDL Coder 3.16
__ ______
-- Module: Source
-- Source Path:
Approximate id 0af2ac3f3b928182f3ff557fc379a1d7491938e9/Source
-- Hierarchy Level: 1
-- Simulink subsystem description for
Approximate id 0af2ac3f3b928182f3ff557fc379a1d7491938e9/Source:
-- This block was created using function approximation.
LIBRARY IEEE;
USE IEEE.std logic 1164.ALL;
USE IEEE.numeric std.ALL;
USE work. Approximate id 0af2ac3f3b928182f3ff557fc379a1d7491938e9 pkg. ALL;
ENTITY Source IS
 PORT ( clk
                                        : IN std logic;
                                         : IN std logic;
       enb
                                           IN
                                                 std logic vector(7 DOWNTO
       In1
0); -- sfix8 En4
      Out1
                                        : OUT std logic vector(7 DOWNTO
  -- sfix8 En7
    );
END Source;
ARCHITECTURE rtl OF Source IS
 -- Constants
 CONSTANT LUT data
                                        : vector of signed8(0 TO 158) :=
    (to signed(-16#80#, 8), to signed(-16#80#, 8), to signed(-16#80#, 8),
to signed(-16#80#, 8),
    to signed(-16#80#, 8), to signed(-16#80#, 8), to signed(-16#80#, 8),
to signed(-16#80#, 8),
    to signed(-16#80#, 8), to signed(-16#80#, 8), to signed(-16#80#, 8),
to signed (-16#80#, 8),
    to signed (-16#80#, 8), to signed (-16#80#, 8), to signed (-16#80#, 8),
to signed (-16#80#, 8),
    to signed (-16#80#, 8), to signed (-16#80#, 8), to signed (-16#80#, 8),
to signed (-16#80#, 8),
    to signed (-16#80#, 8), to signed (-16#80#, 8), to signed (-16#80#, 8),
to signed (-16#80#, 8),
    to signed(-16#80#, 8), to signed(-16#80#, 8), to signed(-16#80#, 8),
to signed(-16#80#, 8),
    to signed(-16\#80\#, 8), to signed(-16\#80\#, 8), to signed(-16\#80\#, 8),
to signed(-16#7F#, 8),
```

```
to signed(-16#7F#, 8), to signed(-16#7F#, 8), to signed(-16#7F#, 8),
to signed (-16#7F#, 8),
     to signed(-16#7F#, 8), to signed(-16#7F#, 8), to signed(-16#7F#, 8),
to signed (-16#7E#, 8),
     to signed(-16#7E#, 8), to signed(-16#7E#, 8), to signed(-16#7E#, 8),
to signed (-16#7E#, 8),
     to signed(-16#7D#, 8), to signed(-16#7D#, 8), to signed(-16#7C#, 8),
to signed (-16#7C#, 8),
     to signed(-16#7B#, 8), to signed(-16#7B#, 8), to signed(-16#7A#, 8),
to signed(-16#79#, 8),
     to signed(-16\#78\#, 8), to signed(-16\#78\#, 8), to signed(-16\#76\#, 8),
to signed (-16#75#, 8),
     to signed(-16#74#, 8), to signed(-16#72#, 8), to signed(-16#71#, 8),
to_signed(-16#6F#, 8),
     to signed(-16#6D#, 8), to signed(-16#6A#, 8), to signed(-16#68#, 8),
to signed(-16#65#, 8),
     to signed(-16#61#, 8), to signed(-16#5E#, 8), to signed(-16#5A#, 8),
to signed (-16#56#, 8),
     to signed(-16#51#, 8), to signed(-16#4C#, 8), to signed(-16#47#, 8),
to signed (-16#41#, 8),
     to signed(-16#3B#, 8), to signed(-16#35#, 8), to signed(-16#2E#, 8),
to signed (-16#27#, 8),
     to signed (-16#1F#, 8), to signed (-16#18#, 8), to signed (-16#10#, 8),
to signed (-16#08#, 8),
     to signed(16#00#, 8), to signed(16#08#, 8), to signed(16#10#, 8),
to signed (16#18#, 8), to signed (16#1F#, 8),
     to signed(16#27#, 8), to signed(16#2E#, 8), to signed(16#35#, 8),
to signed(16#3B#, 8), to signed(16#41#, 8),
     to signed(16#47#, 8), to signed(16#4C#, 8), to signed(16#51#, 8),
to signed(16#56#, 8), to signed(16#5A#, 8),
     to_signed(16\#5E\#, 8), to_signed(16\#61\#, 8), to signed(16\#65\#, 8),
to signed(16#68#, 8), to signed(16#6A#, 8),
     to signed(16#6D#, 8), to signed(16#6F#, 8), to signed(16#71#, 8),
to signed (16#72#, 8), to signed (16#74#, 8),
     to signed(16#75#, 8), to signed(16#76#, 8), to signed(16#78#, 8),
to signed (16#78#, 8), to signed (16#79#, 8),
     to signed(16#7A#, 8), to signed(16#7B#, 8), to signed(16#7B#, 8),
to signed(16\#7C\#, 8), to signed(16\#7C\#, 8),
     to_signed(16#7D#, 8), to_signed(16#7D#, 8), to signed(16#7E#, 8),
to signed(16\#7E\#, 8), to signed(16\#7E\#, 8),
     to signed(16#7E#, 8), to signed(16#7E#, 8), to signed(16#7F#, 8),
to signed(16\#7F\#, 8), to signed(16\#7F\#, 8),
     to signed(16#7F#, 8), to signed(16#7F#, 8), to signed(16#7F#, 8),
to_signed(16#7F#, 8), to_signed(16#7F#, 8),
     to_signed(16#7F#, 8), to_signed(16#7F#, 8), to_signed(16#7F#, 8),
to signed(16#7F#, 8), to signed(16#7F#, 8),
     to signed(16#7F#, 8), to signed(16#7F#, 8), to signed(16#7F#, 8),
to_signed(16#7F#, 8), to_signed(16#7F#, 8),
     to signed(16#7F#, 8), to signed(16#7F#, 8), to signed(16#7F#, 8),
to signed(16#7F#, 8), to signed(16#7F#, 8),
     to signed(16#7F#, 8), to signed(16#7F#, 8), to signed(16#7F#, 8),
to signed(16#7F#, 8), to signed(16#7F#, 8),
     to signed(16#7F#, 8), to signed(16#7F#, 8), to signed(16#7F#, 8),
to signed (16#7F#, 8), to signed (16#7F#, 8),
     to signed(16#7F#, 8), to signed(16#7F#, 8), to signed(16#7F#, 8),
to signed(16#7F#, 8)); -- sfix8 [159]
```

```
-- Signals
  SIGNAL In1 signed
                                          : signed(7 DOWNTO 0); -- sfix8 En4
                                          : unsigned(7 DOWNTO 0); -- ufix8
  SIGNAL LUT k
  SIGNAL LUT sub temp
                                          : signed(7 DOWNTO 0); -- sfix8
                                         : signed(7 DOWNTO 0); -- sfix8 En7
 SIGNAL LUT out1
 SIGNAL LUT out1 1
                                         : signed(7 DOWNTO 0) :=
to signed(16#00#, 8); -- sfix8 En7
BEGIN
 In1 signed <= signed(In1);</pre>
 LUT sub temp <= In1 signed - to signed(-16#50#, 8);
 LUT k \leq to unsigned(16#00#, 8) WHEN In1 signed \leq to signed(-16#50#, 8)
ELSE
      to unsigned(16#9E#, 8) WHEN In1 signed >= to signed(16#4E#, 8) ELSE
      unsigned(LUT sub temp);
  LUT out1 <= LUT data(to integer(LUT k));
  PipelineRegister process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
     IF enb = '1' THEN
       LUT out1 1 <= LUT out1;
     END IF;
   END IF;
  END PROCESS PipelineRegister process;
  Out1 <= std logic vector(LUT out1 1);
END rtl;
```

## **Plots**





