Contents


VHDL	1
Design	2
Plots	-

```
VHDL
  _____
-- File Name:
hdlsrc\ModelWithApproximation 20210821T210314460\ModelWithApproximation 20210
821T210314460.vhd
-- Created: 2021-08-21 21:51:33
-- Generated by MATLAB 9.8 and HDL Coder 3.16
-- Rate and Clocking Details
-- Model base rate: 1
-- Target subsystem base rate: 1
-- Module: ModelWithApproximation 20210821T210314460
-- Source Path: ModelWithApproximation 20210821T210314460
-- Hierarchy Level: 0
__ _____
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
ENTITY ModelWithApproximation 20210821T210314460 IS
END ModelWithApproximation 20210821T210314460;
ARCHITECTURE rtl OF ModelWithApproximation 20210821T210314460 IS
BEGIN
 -- Open scope to see simulation results
END rtl;
```


Design


```
function []=tanh_lookup()
    problem = FunctionApproximation.Problem('tanh');
    problem.InputTypes = numerictype(1,8,7);
    problem.InputLowerBounds = -5;
    problem.OutputType = numerictype(1,8,7);
    problem.OutputType = numerictype(1,8,7);
    problem.Options.BreakpointSpecification='EvenSpacing';
    problem.Options.WordLengths=8; %[8, 16, 32]
    problem.Options.OnCurveTableValues=1;
    solution = solve(problem);
    compare(solution);
    approximate(solution);
    memory = totalmemoryusage(solution);
    disp(memory);
end
```


Plots





```
tanh_lookup.m × +
       function []=tanh_lookup()
2 -
3 -
4 -
5 -
6 -
7 -
8 -
9 -
10 -
11 -
12 -
             problem = FunctionApproximation.Problem('tanh');
problem.InputTypes = numerictype(1,8,7);
             problem.InputLowerBounds = -5;
             problem.InputUpperBounds = 5;
             problem.OutputType = numerictype(1,8,7);
problem.Options.BreakpointSpecification='EvenSpacing';
             problem.Options.WordLengths=8; %[8, 16, 32]
             problem.Options.OnCurveTableValues=0;
             solution = solve(problem);
compare(solution);
             approximate(solution);
13 -
                         432
                                        0
                                                                                             8 |
                                                                                                                EvenSpacing
                                                                                                                                     7.812500e-03, 1.088633e-02 |
      11
                                        0 1
                                                      86 |
                                                                            8 1
                                                                                                                                     7.812500e-03, 1.123616e-02
                         704 1
                                                                                                                EvenSpacing |
      12 |
                                        0 |
                          80
                                                       8 |
                                                                                                                EvenSpacing |
                                                                                                                                     7.812500e-03, 1.764247e-02
      13 |
                          72
                                        0
                                                                                                                EvenSpacing
                                                                                                                                     7.812500e-03, 1.796145e-02 |
                                                     128 |
      14 |
                        1040
                                        1 |
                                                                                                           EvenPow2Spacing
                                                                                                                                     7.812500e-03, 6.974172e-03 |
   Best Solution
   | ID | Memory (bits) | Feasible | Table Size | Breakpoints WLs | TableData WL | BreakpointSpecification |
                                                                                                                                              Error (Max, Current)
                                                                                                                                     7.812500e-03, 6.974172e-03 |
   1 14 1
                       1040 |
                                                     128 |
                                                                            8 |
                                                                                             8 |
                                        1 |
                                                                                                           EvenPow2Spacing |
```
























































```
Contents
                                                            Summary
                                                                   --
-- Module: Approximate_id_dd31245fd0741dd0dbd4bc9916b7bc287c87bbe8
-- Source Path: Approximate_id_dd31245fd0741dd0dbd4bc9916b7bc287c87bbe8
-- Hierarchy Level: 0
Clock Summary
Code Interface Report
Timing And Area Report
 High-level Resource Report
                                                                  LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
  Critical Path Estimation
Optimization Report
  Distributed Pipelining
                                                                  ENTITY Approximate_id_dd31245fd0741dd0dbd4bc9916b7bc287c87bbe8 IS
  Streaming and Sharing
                                                                                                : OUT std_logic_vector(15 DOWNTO 0) -- sfix16_En12
                                                                  Delay Balancing
  Adaptive Pipelining
 Traceability Report
                                                                   ARCHITECTURE rtl OF Approximate_id_dd31245fd0741dd0dbd4bc9916b7bc287c87bbe8 IS
                                                                     -- Component Declarations
COMPONENT Source
PORT( In1
Out1
                                                                                                                      : IN std_logic_vector(15 DOWNTO 0); -- sfix16_En12
: OUT std_logic_vector(15 DOWNTO 0) -- sfix16_En15
 Generated Source Files
 Approximate_id_dd31245fd0741dd0dbd4bc99
 Source.vhd
                                                                     -- Component Configuration Statements
FOR ALL : Source
USE ENTITY work.Source(rt1);
 Approximate_id_dd31245fd0741dd0dbd4bc99
 Referenced Models
                                                                     -- Signals
SIGNAL Source_out1
                                                                                                                    : std_logic_vector(15 DOWNTO 0); -- ufix16
                                                                 BEGIN

-- This block was created using function approximation.

u_Source : Source

PORT MAP( In1 -> In1, -- sfix16_En12

Out1 => Source_out1 -- sfix16_En15

);
                                                                                                                                                                                                 OK Help
```