Contents

Package	1
Rate and Clocking Details	1
vhdl_approximate_tanh_design_fixpt_slcfg	3
Design	8
Test Bunch	9
Plots	10

Package

```
_____
-- File Name: hdlsrc\untitled\untitled pkg.vhd
-- Created: 2021-08-24 21:36:42
-- Generated by MATLAB 9.8 and HDL Coder 3.16
__ ______
LIBRARY IEEE;
USE IEEE.std logic 1164.ALL;
USE IEEE.numeric std.ALL;
PACKAGE untitled pkg IS
 TYPE vector of std logic vector14 IS ARRAY (NATURAL RANGE <>) OF
std logic vector(13 DOWNTO 0);
 TYPE vector of signed14 IS ARRAY (NATURAL RANGE <>) OF signed(13 DOWNTO 0);
 TYPE vector of signed16 IS ARRAY (NATURAL RANGE <>) OF signed(15 DOWNTO 0);
 TYPE vector of signed15 IS ARRAY (NATURAL RANGE <>) OF signed(14 DOWNTO 0);
 TYPE vector of signed28 IS ARRAY (NATURAL RANGE <>) OF signed(27 DOWNTO 0);
 TYPE vector of signed48 IS ARRAY (NATURAL RANGE <>) OF signed(47 DOWNTO 0);
END untitled pkg;
```

Rate and Clocking Details

```
-- File Name: hdlsrc\untitled\untitled.vhd
-- Created: 2021-08-24 21:36:42
-- Generated by MATLAB 9.8 and HDL Coder 3.16
```

```
-- Rate and Clocking Details
-- Model base rate: 0.2
-- Target subsystem base rate: 0.2
__ ______
-- Module: untitled
-- Source Path: untitled
-- Hierarchy Level: 0
__ ______
LIBRARY IEEE;
USE IEEE.std logic 1164.ALL;
USE IEEE.numeric std.ALL;
USE work.untitled pkg.ALL;
ENTITY untitled IS
 PORT (in1
                                     : IN
vector_of_std_logic_vector14(0 TO 125); -- sfix14 En10 [126]
                                     : OUT
vector of std logic vector14(0 TO 125) -- sfix14 En13 [126]
      );
END untitled;
ARCHITECTURE rtl OF untitled IS
 -- Component Declarations
 COMPONENT vhdl approximate tanh design fixpt slcfg
   PORT (x
                                    : IN
vector of std logic vector14(0 TO 125); -- sfix14 En10 [126]
        y out
                                     : OUT
vector of std logic vector14(0 TO 125) -- sfix14 En13 [126]
        );
 END COMPONENT;
 -- Component Configuration Statements
 FOR ALL : vhdl_approximate_tanh_design_fixpt_slcfg
   USE ENTITY work.vhdl approximate_tanh_design_fixpt_slcfg(rtl);
 -- Signals
                                     : vector of std logic vector14(0 TO
 SIGNAL y out
125); -- ufix14 [126]
BEGIN
 u_vhdl_approximate_tanh_design_fixpt_slcfg :
vhdl_approximate_tanh_design_fixpt_slcfg
   PORT MAP(x \Rightarrow in1, -- sfix14_En10 [126]
            y_out => y_out -- sfix14 En13 [126]
```

```
);
 out1 <= y out;
END rtl;
vhdl approximate tanh design fixpt slcfg
-- File Name: hdlsrc\untitled\vhdl approximate tanh design fixpt slcfg.vhd
-- Created: 2021-08-24 21:36:42
-- Generated by MATLAB 9.8 and HDL Coder 3.16
-- Module: vhdl approximate tanh design fixpt slcfg
-- Source Path: untitled/vhdl approximate tanh design fixpt slcfg
-- Hierarchy Level: 1
__ _____
LIBRARY IEEE;
USE IEEE.std logic 1164.ALL;
USE IEEE.numeric std.ALL;
USE work.untitled pkg.ALL;
ENTITY vhdl approximate_tanh_design_fixpt_slcfg IS
                                       : IN
 PORT (x
vector of std logic vector14(0 TO 125); -- sfix14 En10 [126]
       y out
vector of std logic vector14(0 TO 125) -- sfix14 En13 [126]
       );
END vhdl approximate tanh design fixpt slcfg;
ARCHITECTURE rtl OF vhdl approximate tanh design fixpt slcfg IS
  -- Constants
 CONSTANT nc
                                         : vector of signed14(0 TO 12) :=
    (to signed(16\#0C2F\#, 14), to signed(16\#0F6D\#, 14), to signed(16\#0FEC\#,
14), to signed(16\#0FFD\#, 14),
    to_signed(16\#1000\#, 14), to_signed(16\#1000\#, 14), to signed(16\#1000\#,
14), to signed(16#1000#, 14),
    to signed(16#1000#, 14), to signed(16#1000#, 14), to signed(16#1000#,
14), to signed(16#1000#, 14),
```

(to signed(16#08CA#, 14), to signed(16#0416#, 14), to signed(16#0203#,

: vector of signed14(0 TO 12) :=

to signed(16#1000#, 14)); -- sfix14 [13]

CONSTANT a

14), to signed (16#0100#, 14),

```
to signed(16#0080#, 14), to signed(16#0040#, 14), to signed(16#0020#, 14)
14), to signed(16#0010#, 14),
     to signed(16#0008#, 14), to signed(16#0004#, 14), to signed(16#0002#, 14)
14), to signed(16#0001#, 14),
     to signed(16#0001#, 14)); -- sfix14 [13]
  -- Signals
 SIGNAL x signed
                                          : vector of signed14(0 TO 125); --
sfix14 En1\overline{0} [126]
  SIGNAL y out tmp
                                          : vector of signed14(0 TO 125); --
sfix14 En13 [126]
BEGIN
  outputgen1: FOR k1 IN 0 TO 125 GENERATE
   x signed(k1) \le signed(x(k1));
 END GENERATE;
  vhdl approximate tanh design fixpt slcfg 1 output : PROCESS (x signed)
    VARIABLE t : vector of signed14(0 TO 125);
   VARIABLE y1 : signed(3 DOWNTO 0);
   VARIABLE q : signed(31 DOWNTO 0);
   VARIABLE c : signed(13 DOWNTO 0);
   VARIABLE c 0 : signed(13 DOWNTO 0);
   VARIABLE c 1 : signed(13 DOWNTO 0);
   VARIABLE c 2 : signed(13 DOWNTO 0);
   VARIABLE tmp : signed(13 DOWNTO 0);
   VARIABLE tmp 0 : signed(13 DOWNTO 0);
   VARIABLE tmp 1 : signed(13 DOWNTO 0);
   VARIABLE k : signed(15 DOWNTO 0);
   VARIABLE tmp 2 : signed(13 DOWNTO 0);
   VARIABLE c 3 : signed(13 DOWNTO 0);
   VARIABLE tmp 3 : signed(13 DOWNTO 0);
   VARIABLE tmp 4 : signed(13 DOWNTO 0);
   VARIABLE sub cast : vector of signed14(0 TO 125);
   VARIABLE sub cast 0 : vector of signed14(0 TO 125);
   VARIABLE add temp : vector of signed16(0 TO 12);
   VARIABLE add temp 0 : vector of signed16(0 TO 12);
   VARIABLE cast: vector of signed15(0 TO 125);
   VARIABLE cast 0 : vector of signed15(0 TO 125);
    VARIABLE add cast : vector of signed14(0 TO 125);
   VARIABLE mul temp : vector of signed28(0 TO 125);
   VARIABLE add_cast_0 : vector_of_signed14(0 TO 125);
   VARIABLE add_cast_1 : vector_of_signed14(0 TO 125);
   VARIABLE sub_cast_1 : vector_of_signed14(0 TO 12);
   VARIABLE add cast 2: vector of signed14(0 TO 12);
   VARIABLE add cast 3 : vector of signed14(0 TO 125);
   VARIABLE mul temp 0 : vector of signed28(0 TO 125);
   VARIABLE add cast 4: vector of signed14(0 TO 125);
   VARIABLE add_cast_5 : vector_of_signed14(0 TO 125);
   VARIABLE add_cast_6 : vector_of_signed14(0 TO 12);
   VARIABLE add cast 7 : vector of signed14(0 TO 12);
   VARIABLE add temp 1 : vector of signed14(0 TO 12);
   VARIABLE sub cast 2: vector of signed14(0 TO 12);
   VARIABLE sub cast 3: vector of signed14(0 TO 12);
   VARIABLE sub temp : vector of signed14(0 TO 12);
   VARIABLE add cast 8 : vector of signed14(0 TO 12);
```

```
VARIABLE add cast 9 : vector of signed14(0 TO 12);
   VARIABLE add temp 2 : vector of signed14(0 TO 12);
   VARIABLE sub_cast_4 : vector_of_signed14(0 TO 12);
   VARIABLE sub_cast_5 : vector_of_signed14(0 TO 12);
   VARIABLE sub temp 0 : vector of signed14(0 TO 12);
   VARIABLE add temp 3: vector of signed16(0 TO 12);
   VARIABLE add_temp_4 : vector of signed16(0 TO 11);
   VARIABLE c 4 : vector of signed14(0 TO 11);
   VARIABLE add temp 5 : vector of signed16(0 TO 11);
   VARIABLE c 5 : vector of signed14(0 TO 11);
   VARIABLE add temp 6 : vector of signed16(0 TO 12);
   VARIABLE add cast 10 : vector of signed14(0 TO 11);
   VARIABLE add temp 7 : vector of signed16(0 TO 11);
   VARIABLE sra temp : vector of signed14(0 TO 11);
   VARIABLE add temp 8 : vector of signed14(0 TO 11);
   VARIABLE sub cast 6 : vector of signed14(0 TO 11);
   VARIABLE add_temp_9 : vector_of_signed16(0 TO 11);
   VARIABLE sra temp 0 : vector of signed14(0 TO 11);
   VARIABLE sub temp 1 : vector of signed14(0 TO 11);
   VARIABLE sub cast 7: vector of signed14(0 TO 12);
   VARIABLE add cast 11: vector of signed14(0 TO 12);
   VARIABLE add cast 12: vector of signed14(0 TO 12);
   VARIABLE add cast 13: vector of signed14(0 TO 12);
   VARIABLE add_temp_10 : vector_of_signed14(0 TO 12);
   VARIABLE sub cast 8 : vector of signed14(0 TO 12);
   VARIABLE sub cast 9: vector of signed14(0 TO 12);
   VARIABLE sub temp 2 : vector of signed14(0 TO 12);
   VARIABLE add cast 14: vector of signed14(0 TO 12);
   VARIABLE add cast 15 : vector of signed14(0 TO 12);
   VARIABLE add temp 11 : vector of signed14(0 TO 12);
   VARIABLE sub_cast_10 : vector_of_signed14(0 TO 12);
   VARIABLE sub cast 11 : vector of signed14(0 TO 12);
   VARIABLE sub temp 3 : vector of signed14(0 TO 12);
   VARIABLE mul temp 1 : vector of signed48(0 TO 12);
   VARIABLE add cast 16: vector of signed16(0 TO 12);
 BEGIN
   c := to signed(16#0000#, 14);
   c 0 := to signed(16#0000#, 14);
   c 1 := to signed(16\#0000\#, 14);
    c 2 := to signed(16#0000#, 14);
   c 3 := to signed(16#0000#, 14);
   tmp := to signed(16#0000#, 14);
    tmp 0 := to signed(16#0000#, 14);
    tmp_1 := to_signed(16#0000#, 14);
   k := to signed(16#0000#, 16);
    tmp 2 := to signed(16#0000#, 14);
    tmp 3 := to signed(16\#0000\#, 14);
    tmp 4 := to signed(16#0000#, 14);
    y1 := to signed(16#0#, 4);
    q := to signed(16#00000000#, 32);
    -- HDL code generation from MATLAB function:
sf gateway vhdl approximate tanh design fixpt slcfg
    --MATLAB Function 'vhdl approximate tanh design fixpt slcfg'
```

9

```
Generated by MATLAB 9.8 and Fixed-Point Designer 7.0
응
y \text{ out} = 1 - (2./(power(2, ((2.625)*x))+1));
   FOR i IN 0 TO 125 LOOP
     y1 := x \text{ signed(i) (13 DOWNTO 10);}
     q := resize(y1, 32);
     sub cast(i) := x signed(i)(12 DOWNTO 0) & '0';
      sub cast 0(i) := y1(2 DOWNTO 0) & '0' & '0' & '0' & '0' & '0' & '0' &
10' & 10' & 10' & 10' & 10';
     tmp := sub cast(i) - sub cast 0(i);
     tmp 0 := to signed(16\#0000\#, 14);
      tmp 1 := to signed (16#1000#, 14);
     k := to signed(16#0004#, 16);
     FOR n IN 0 TO 12 LOOP
        add temp(n) := to signed(n + 1, 16);
       c := SHIFT RIGHT(tmp 1, to integer(add temp(n)));
       add temp 0(n) := to signed(n + 1, 16);
        c 0 := SHIFT RIGHT(tmp_0, to_integer(add_temp_0(n)));
       IF tmp < to_signed(16#0000#, 14) THEN</pre>
         add cast 2(n) := (resize(a((n + 1) - 1)(13 DOWNTO 1), 14)) + ('0' &
a((n + 1) - 1)(0));
         tmp := tmp + add cast 2(n);
         sub cast 2(n) := (resize(tmp 0(13 DOWNTO 1), 14)) + ('0' &
tmp 0(0);
         sub cast 3(n) := (resize(c(13 DOWNTO 1), 14)) + ('0' & c(0));
         sub_temp(n) := sub_cast_2(n) - sub_cast_3(n);
         tmp 0 := sub temp(n)(12 DOWNTO 0) & '0';
         sub cast 4(n) := (resize(tmp 1(13 DOWNTO 1), 14)) + ('0' &
tmp 1(0));
         sub cast 5(n) := (resize(c 0(13 DOWNTO 1), 14)) + ('0' & c 0(0));
         sub temp 0(n) := sub cast 4(n) - sub cast 5(n);
         tmp 1 := sub temp 0(n)(12 DOWNTO 0) & '0';
       ELSE
         sub cast 1(n) := (resize(a((n + 1) - 1)(13 DOWNTO 1), 14)) + ('0' &
a((n + 1) - 1)(0));
         tmp := tmp - sub cast 1(n);
         add cast 6(n) := (resize(tmp 0(13 DOWNTO 1), 14)) + ('0' &
tmp 0(0);
         add cast 7(n) := (resize(c(13 DOWNTO 1), 14)) + ('0' & c(0));
          add temp 1(n) := add cast 6(n) + add cast 7(n);
         tmp 0 := add temp 1(n)(12 DOWNTO 0) & '0';
         add cast 8(n) := (resize(tmp 1(13 DOWNTO 1), 14)) + ('0' &
tmp 1(0));
         add cast 9(n) := (resize(c 0(13 DOWNTO 1), 14)) + ('0' & c 0(0));
         add temp 2(n) := add cast 8(n) + add cast 9(n);
         tmp_1 := add_temp_2(n)(12 DOWNTO 0) & '0';
       END IF;
       IF to signed(n + 1, 16) = k THEN
         add temp 3(n) := to signed(n + 1, 16);
          c 1 := SHIFT RIGHT(tmp 1, to integer(add temp 3(n)));
```

```
add temp 6(n) := to signed(n + 1, 16);
          c 2 := SHIFT RIGHT(tmp 0, to integer(add_temp_6(n)));
          IF tmp < to_signed(16\#0000\#, 14) THEN
            add cast 11(n) := (resize(a((n + 1) - 1)(13 DOWNTO 1), 14)) +
('0' \& a((n + 1) - 1)(0));
            tmp := tmp + add cast 11(n);
            sub cast 8(n) := (resize(tmp 0(13 DOWNTO 1), 14)) + ('0' &
tmp 0(0);
            sub cast 9(n) := (resize(c 1(13 DOWNTO 1), 14)) + ('0' & c 1(0));
            sub_temp_2(n) := sub_cast_8(n) - sub_cast_9(n);
            tmp_0 := sub_temp_2(n) (12 DOWNTO 0) \frac{1}{6} '0';
            sub cast 10(n) := (resize(tmp 1(13 DOWNTO 1), 14)) + ('0' &
tmp_1(0));
            sub cast 11(n) := (resize(c 2(13 DOWNTO 1), 14)) + ('0' &
c 2(0));
            sub\_temp\_3(n) := sub\_cast\_10(n) - sub\_cast\_11(n);
            tmp 1 := sub temp 3(n)(12 DOWNTO 0) & '0';
            sub cast 7(n) := (resize(a((n + 1) - 1)(13 DOWNTO 1), 14)) + ('0')
\& a((n + 1) - 1)(0));
            tmp := tmp - sub cast 7(n);
            add cast 12(n) := (resize(tmp 0(13 DOWNTO 1), 14)) + ('0' &
tmp_0(0);
            add_cast_13(n) := (resize(c 1(13 DOWNTO 1), 14)) + ('0' &
c 1(0);
            add temp 10(n) := add cast 12(n) + add cast 13(n);
            tmp 0 := add temp 10(n)(12 DOWNTO 0) & '0';
            add cast 14(n) := (resize(tmp 1(13 DOWNTO 1), 14)) + ('0' &
tmp 1(0);
            add cast 15(n) := (resize(c 2(13 DOWNTO 1), 14)) + ('0' &
c 2(0));
            add temp 11(n) := add cast 14(n) + add cast 15(n);
            tmp 1 := add temp 11(n)(12 DOWNTO 0) & '0';
          END IF;
          mul temp 1(n) := to signed(16\#00000003\#, 32) * k;
          add cast 16(n) := mul_temp_1(n)(15 DOWNTO 0);
          k := add cast 16(n) + 1;
        END IF;
      END LOOP;
      IF q = \text{to signed}(16\#00000000\#, 32) THEN
        tmp_2 := to_signed(16#0000#, 14);
      ELSIF q > to signed(16#00000000#, 32) THEN
        tmp 2 := nc(to integer(q - 1));
      ELSE
        cast(i) := resize(nc(to integer(resize( - (resize(q, 33)), 32) - 1)),
15);
        cast 0(i) := - (cast(i));
        tmp 2 := cast 0(i)(13 DOWNTO 0);
      END IF;
      add cast(i) := (resize(tmp 1(13 DOWNTO 1), 14)) + ('0' & tmp 1(0));
      mul temp(i) := tmp_2 * tmp_0;
      add cast 0(i) := mul temp(i)(25 DOWNTO 12) + ('0' & mul temp(i)(11));
      add cast 1(i) := (resize(add cast 0(i)(13 DOWNTO 1), 14)) + ('0' &
add cast 0(i)(0));
      c\overline{3} := add cast(i) + add cast 1(i);
      add cast 3(i) := (resize(tmp 0(13 DOWNTO 1), 14)) + ('0' & tmp 0(0));
```

```
mul temp 0(i) := tmp 2 * tmp 1;
      add cast 4(i) := mul temp 0(i)(25 DOWNTO 12) + ('0' &
mul temp 0(i)(11);
      add cast 5(i) := (resize(add cast 4(i)(13 DOWNTO 1), 14)) + ('0' &
add cast 4(i)(0);
      tmp 3 := add cast 3(i) + add cast 5(i);
      tmp 4 := to signed(16#0000#, 14);
      FOR n 0 IN 0 TO 11 LOOP
        IF tmp 3 < \text{to signed}(16\#0000\#, 14) THEN
          add temp 5(n \ 0) := to signed(n \ 0 + 1, 16);
          c 5(n \ 0) := SHIFT RIGHT(c 3, to integer(add temp 5(n \ 0));
          tmp 3 := tmp 3 + c 5(n 0);
          sub cast 6(n \ 0) := (resize(tmp \ 4(13 \ DOWNTO \ 1), \ 14)) + ('0' &
tmp 4(0));
          add temp 9(n \ 0) := to signed(n \ 0 + 1, 16);
          sra temp 0 (n \ 0) := SHIFT RIGHT(to signed(16#0800#, 14),
to integer(add temp 9(n 0)));
          sub temp 1(n \ \overline{0}) := sub cast 6(n \ 0) - sra temp 0(n \ 0);
          tmp 4 := sub temp 1(n 0)(12 DOWNTO 0) & '0';
          add temp 4(n \ 0) := to signed(n \ 0 + 1, 16);
          c 4(n 0) := SHIFT RIGHT(c 3, to integer(add temp 4(n 0)));
          tmp 3 := tmp 3 - c 4(n 0);
          add_cast_10(n_0) := (resize(tmp_4(13 DOWNTO 1), 14)) + ('0' &
tmp_4(0);
          add temp 7(n \ 0) := to signed(n \ 0 + 1, 16);
          sra temp(n 0) := SHIFT RIGHT(to signed(16\#0800\#, 14),
to integer(add temp 7(n 0)));
          add temp 8(n \ 0) := add cast 10(n \ 0) + sra temp(n \ 0);
          tmp 4 := add temp 8(n 0)(12 DOWNTO 0) & '0';
        END IF;
      END LOOP;
      t(i) := tmp 4;
      y out tmp(i) <= t(i)(12 DOWNTO 0) & '0';
    END LOOP;
  END PROCESS vhdl approximate tanh design fixpt slcfg 1 output;
  outputgen: FOR k1 IN 0 TO 125 GENERATE
    y out(k1) <= std logic vector(y out tmp(k1));
  END GENERATE;
END rtl;
Design
function [y out] = vhdl approximate tanh design(x)
  y out = 1-(2./(power(2,((2.625)^{+}x))+1));
  y out = cordictanh(x);
end
```

Test Bunch


```
function vhdl approximate tanh tb
 % Test inputs
  x 8 = fi(-5:0.08:5,1,8);
  x 16 = fi(-5:0.08:5, 1, 16);
  x 32 = fi(-5:0.08:5,1,32);
  y = tanh(double(x 8));
figure;
iteration = [5, 15, 25];
 for i = 1:length(iteration)
     for niters = iteration(i)
        y_cordic_8 = vhdl_approximate_tanh_design( double( x_8));
        % y_cordic_16 = vhdl_approximate_tanh_design( double( x_16));
                                                                          % 16
bits
        % y cordic 32 = vhdl approximate tanh design( double( x 32));
                                                                         % 32
bits
        plot(x 8, y cordic 8);
        grid on;
        hold on;
     end
 end
  error8_ = RMSE(y_cordic_8,y);
  formatSpec = '%.20f';
  error8 =num2str(error8 ,formatSpec);
  disp("error 8 bits:" + error8 );
xlabel('theta');
ylabel('tanh(theta)');
title("tanh(x) & Cordic - 8 bits aproximation Error = " + error8 );
legend('5 iterations', '15 iterations', '25
iterations','Location','southeast');
grid on;
  figure;
  err = abs(y - double(y cordic 8));
  plot(x_8, err);
  xlabel('theta');
  ylabel('error');
  title("tanh(x) & Cordic - 8 bits aproximation Error = " + error8 );
  grid on;
% figure;
% err = abs(tanh(x) - double(T cordic));
% plot(x, err);
% xlabel('theta');
% ylabel('error');
% error = RMSE(tanh(x), T_cordic);
% formatSpec = '%.10f';
% error =num2str(error, formatSpec);
```


```
% disp(num2str(error, formatSpec));
% title("tanh(x)& cordic aproximation Error = " + error_);
% xlabel('x');
% ylabel('tanh(x)');
```


end

Plots

```
1 __function vhdl_approximate_tanh_tb
2
        % Test inputs
3 -
        x_8 = fi(-5:0.08:5,1,8);
 4 -
        x 16 = fi(-5:0.08:5,1,16);
5 -
       x 32 = fi(-5:0.08:5,1,32);
 6 -
        y = tanh(double(x 8));
 7 -
       figure;
8 -
      iteration = [5,15,25];
9 - for i = 1:length(iteration)
10 -
           for niters = iteration(i)
11 -
             y_cordic_8 = vhdl_approximate_tanh_design( double( x_8));
12
              % y_cordic_16 = vhdl_approximate_tanh_design( double( x_16));
                                                                            % 16 bits
              % y_cordic_32 = vhdl_approximate_tanh_design( double( x_32));
13
                                                                            % 32 bits
14 -
              plot(x_8, y_cordic_8);
15 -
              grid on;
16 -
              hold on;
17 -
            end
18 -
      - end
19 -
       error8 = RMSE(y_cordic_8,y);
20 -
       formatSpec = '%.10f';
        error8_=num2str(error8_,formatSpec);
21 -
22 -
        disp("error 8 bits:" + error8_);
23
24 -
       xlabel('theta');
25 -
       ylabel('tanh(theta)');
26 -
       title("tanh(x) & Cordic - 8 bits aproximation Error = " + error8 );
```







HDL Resource Utilization Report ('vhdl_approximate_tanh_design_fixpt')

Generated on 2021-08-21 20:26:43

Summary

Multipliers	126
Adders/Subtractors	252
Registers	0
Total 1 Bit Registers	0
RAMs	0
Multiplexers	630
I/O Bits	3528
Shifters	126

Multipliers (126)

15x14-bit Multipliers: 126

Adders/Subtractors (252)

33x33-bit Adders : 126
 33x33-bit Subtractors : 126

Multiplexers (630)

32-bit 2-to-1 Multiplexer : 126
 32-bit 3-to-1 Multiplexer : 378
 real 2-to-1 Multiplexer : 126

Shift operators (126)

Static Left Shift operators: 126

I/O Bits (3528)

Input Bits (1764)

= x: 1764 bits

Output Bits (1764)

y_out: 1764 bits