#### Contents

Package	1
vhdl_approximate_tanh_design_fixpt	1
Design	
Test Bunch	
Plots	
۲۱ULS	

# Package

```
_____
-- File Name:
C:\Users\Mahsa\Desktop\Th1008 Code\tanh vhld piecewise linear\codegen\vhdl ap
proximate tanh design\hdlsrc\vhdl approximate tanh design fixpt pkg.vhd
-- Created: 2021-08-21 19:45:46
-- Generated by MATLAB 9.8, MATLAB Coder 5.0 and HDL Coder 3.16
LIBRARY IEEE;
USE IEEE.std logic 1164.ALL;
USE IEEE.numeric std.ALL;
PACKAGE vhdl approximate tanh design fixpt pkg IS
 TYPE vector of std logic vector14 IS ARRAY (NATURAL RANGE <>) OF
std logic vector(13 DOWNTO 0);
 TYPE vector_of_signed14 IS ARRAY (NATURAL RANGE <>) OF signed(13 DOWNTO 0);
  TYPE vector_of_signed32 IS ARRAY (NATURAL RANGE <>) OF signed(31 DOWNTO 0);
 TYPE vector of real IS ARRAY (NATURAL RANGE <>) OF real;
 TYPE vector of signed29 IS ARRAY (NATURAL RANGE <>) OF signed(28 DOWNTO 0);
 TYPE vector of signed28 IS ARRAY (NATURAL RANGE <>) OF signed(27 DOWNTO 0);
 TYPE vector of unsigned32 IS ARRAY (NATURAL RANGE <>) OF unsigned(31 DOWNTO
0);
 TYPE vector of signed33 IS ARRAY (NATURAL RANGE <>) OF signed(32 DOWNTO 0);
END vhdl approximate tanh design fixpt pkg;
```

```
vhdl_approximate_tanh_design_fixpt
```

\_\_\_\_\_\_\_

--

```
-- File Name:
C:\Users\Mahsa\Desktop\Th1008 Code\tanh vhld piecewise linear\codegen\vhdl ap
proximate tanh design\hdlsrc\vhdl approximate tanh design fixpt.vhd
-- Created: 2021-08-21 19:45:46
-- Generated by MATLAB 9.8, MATLAB Coder 5.0 and HDL Coder 3.16
-- Rate and Clocking Details
__ _______
-- Design base rate: 1
-- Module: vhdl approximate tanh design fixpt
-- Source Path: vhdl approximate tanh design fixpt
-- Hierarchy Level: 0
__ ______
LIBRARY IEEE;
USE IEEE.std logic 1164.ALL;
USE IEEE.numeric std.ALL;
USE work.vhdl approximate tanh design fixpt pkg.ALL;
ENTITY vhdl approximate tanh design fixpt IS
 PORT (x
                                   : IN
vector of std logic vector14(0 TO 125); -- sfix14 En10 [126]
      y out
                                   : OUT
vector of std logic vector14(0 TO 125) -- sfix14 En13 [126]
      );
END vhdl approximate tanh design fixpt;
ARCHITECTURE rtl OF vhdl approximate tanh design fixpt IS
 -- Constants
 CONSTANT One
                                   : real :=
   2.0; -- double
 CONSTANT C divbyzero p
                                   : real :=
   1.0E+308; -- double
 -- Functions
 -- HDLCODER TO SIGNED
 FUNCTION hdlcoder_to_signed(arg: real; width: integer) RETURN signed IS
   RETURN to signed(integer(arg), width);
 END FUNCTION;
 -- Signals
```

```
SIGNAL x signed
                                       : vector of signed14(0 TO 125); --
sfix14 En1\overline{0} [126]
 SIGNAL y_out_tmp
                                       : vector of signed14(0 TO 125); --
sfix14 En13 [1\overline{2}6]
BEGIN
 outputgen1: FOR k1 IN 0 TO 125 GENERATE
   x signed(k1) \le signed(x(k1));
 END GENERATE;
 vhdl approximate tanh design fixpt 1 output : PROCESS (x signed)
   VARIABLE y : vector of signed32(0 TO 125);
   VARIABLE y 0 : vector of signed32(0 TO 125);
   VARIABLE b: vector of signed32(0 TO 125);
   VARIABLE z1: vector of signed32(0 TO 125);
   VARIABLE tmp : signed(31 DOWNTO 0);
   VARIABLE cast : vector of real(0 TO 125);
   VARIABLE div_temp : vector_of_real(0 TO 125);
   VARIABLE mul temp : vector of signed29(0 TO 125);
   VARIABLE cast 0 : vector of signed28(0 TO 125);
   VARIABLE cast 1: vector of signed28(0 TO 125);
   VARIABLE cast 2: vector of unsigned32(0 TO 125);
   VARIABLE sll temp : vector of unsigned32(0 TO 125);
   VARIABLE add temp : vector of signed33(0 TO 125);
   VARIABLE sub_temp : vector_of_signed33(0 TO 125);
   VARIABLE cast 3: vector of signed32(0 TO 125);
   tmp := to signed(16\#00000000\#, 32);
   -- HDL code generation from MATLAB function:
vhdl approximate tanh design fixpt
용
               Generated by MATLAB 9.8 and Fixed-Point Designer 7.0
응
FOR k IN 0 TO 125 LOOP
     mul temp(k) := to signed(16#2A00#, 15) * x signed(k);
     cast 0(k) := mul temp(k) (27 DOWNTO 0);
     cast_1(k) := resize(cast 0(k)(27 DOWNTO 22), 28);
     y(k) := resize(cast 1(k), 32);
     IF y(k) > to signed(16#0000001E#, 32) THEN
       tmp := to signed(16#7FFFFFFF#, 32);
     ELSE
       IF y(k)(31) = '1' THEN
        cast 2(k) := X"00000000";
        cast 2(k) := unsigned(y(k));
       END IF;
       sll temp(k) := to unsigned(16\#00000001\#, 32) sll
to integer(cast 2(k));
```

```
IF sll temp(k)(31) /= '0' THEN
          tmp := X"7FFFFFFF";
        ELSE
          tmp := signed(sll temp(k));
        END IF;
      END IF;
      y \circ 0(k) := tmp;
      add temp(k) := resize(y 0(k), 33) + to signed(1, 33);
      IF (add temp(k) (32) = '0') AND (add temp(k) (31) /= '0') THEN
       b(k) := X"7FFFFFFF";
      ELSIF (add temp(k)(32) = '1') AND (add temp(k)(31) /= '1') THEN
       b(k) := X"80000000";
      ELSE
        b(k) := add temp(k) (31 DOWNTO 0);
      END IF;
      cast(k) := real(to integer(b(k)));
      IF cast(k) = 0.0 THEN
        div temp(k) := C divbyzero p;
      ELSE
       div temp(k) := One / cast(k);
      END IF;
      z1(k) := hdlcoder_to_signed(div_temp(k), 32);
      sub temp(k) := to signed(1, 33) - resize(z1(k), 33);
      IF (sub temp(k)(32) = '0') AND (sub temp(k)(31) /= '0') THEN
       cast 3(k) := X"7FFFFFFF";
      ELSIF (sub temp(k)(32) = '1') AND (sub temp(k)(31) /= '1') THEN
        cast 3(k) := X"80000000";
      ELSE
        cast 3(k) := sub temp(k) (31 DOWNTO 0);
      END IF;
      y_out_tmp(k) <= signed'(cast_3(k)(0) & '0' & '0' & '0' & '0' & '0' &</pre>
10' & 10' & 10' & 10' & 10' & 10' & 10' ;
    END LOOP;
  END PROCESS vhdl approximate tanh design fixpt 1 output;
  outputgen: FOR k1 IN 0 TO 125 GENERATE
    y out(k1) <= std logic vector(y out tmp(k1));
  END GENERATE:
END rtl;
Design
function [y out] = vhdl approximate tanh design(x)
% y out = 1-(2./(power(2,((2.625)*x))+1));
y out = tanh(x);
end
Test Bunch
function vhdl approximate tanh tb
  % Test inputs
```


```
x 8 = fi(-5:0.08:5,1,8);
  x 16 = fi(-5:0.08:5, 1, 16);
  x 32 = fi(-5:0.08:5,1,32);
  % Run
 y = tanh(double(x 8));
 y_tanh_piecewise_8 = vhdl_approximate_tanh_design(double(x_8)); % 8 bits
 y tanh piecewise 16 = vhdl approximate tanh design(double(x 16)); % 16
y tanh piecewise 32 = vhdl approximate tanh design(double(x 32));
bits
    tanh piecewise = vhdl approximate tanh design(double( x 8));
    % tanh piecewise = tanh(x1);
    a=find(x 8==-5);
    b=find(x 8==-3);
    c=find(x 8==-1);
    d=find(x 8==1);
    e=find(x 8==3);
    f=find(x 8==5);
    y1=y tanh piecewise 8([a]);
    y2=y tanh piecewise 8([b]);
    y3=y_tanh_piecewise_8([c]);
    y4=y tanh piecewise 8([d]);
    y5=y tanh piecewise 8([e]);
    y6=y tanh piecewise 8([f]);
    disp(size(y2));
    disp(size(y1));
    aa = (y2 - y1);
    disp(size(aa));
    bb=(x 8(b)-x 8([a]));
    disp(size(bb));
    m1=(y2-y1)/(x 8(b)-x 8([a]));
    m2=(y3-y2)/(x 8(c)-x 8([b]));
    m3 = (y4-y3) / (x 8(d)-x 8([c]));
    m4 = (y5 - y4) / (x 8(e) - x 8([d]));
    m5=(y6-y5)/(x 8(f)-x 8([e]));
    b1=y1-m1*x 8([a]);
    b2=y2-m2*x 8([b]);
    b3=y3-m3*x 8([c]);
    b4=y4-m4*x 8([d]);
    b5=y5-m5*x 8([e]);
Y1=(m1*x 8(1:21))+b1;
Y2=(m2*x 8(22:43))+b2;
Y3 = (m3*x 8 (44:65)) + b3;
Y4 = (m4 * x 8 (66:87)) + b4;
Y5=(m5*x 8(88:110))+b5;
    Y = [Y1 \ Y2 \ Y3 \ Y4 \ Y5];
    figure;
    plot(x 8(1:21),Y1)
```


```
hold on
    plot(x 8(22:43), Y2)
    hold on
    plot(x 8(44:65), Y3)
   hold on
   plot(x 8(66:87), Y4)
   hold on
   plot(x 8(88:110), Y5)
   hold on
   plot(x 8, y)
    title("tanh(x)& piecewise linear 8 bits aproximation." );
    xlabel('x');
    ylabel('tanh(x)');
  error8 = RMSE(y tanh piecewise 8,y);
  formatSpec = '%.10f';
  error8 =num2str(error8 ,formatSpec);
  disp("error 8 bits:" + error8 );
  figure;
  err = abs(y - double(y tanh piecewise 8));
  plot(x 8, err);
  xlabel('theta');
  vlabel('error');
  title("tanh(x)& piecewise linear 8 bits aproximation Error = " + error8 );
  grid on;
    error = RMSE(t1,Y);
9
     formatSpec = '%.10f';
용
     error =num2str(error, formatSpec);
9
    disp(error);
용
    title("tanh(x)& piecewise linear Error = " + error );
    figure;
용
용
    err = abs(tanh(x 8) - double(Y));
응
    plot(x 8, err);
용
    xlabel('theta');
9
     ylabel('error');
용
     title("tanh(x)& piecewise aproximation Error = " + error_);
용
     formatSpec = '%.10f';
용
     error =num2str(error, formatSpec);
용
     disp(num2str(error, formatSpec));
end
```


## Plots


```
10 -
        y tanh piecewise 32 = vhdl_approximate_tanh_design( double( x_32)); % 32 bits
         y tanh piecewise 16 = vhdl_approximate_tanh_design( double( x_16)); % 16 bits
11 -
12
13
            tanh piecewise = vhdl_approximate_tanh_design(double( x_8));
14 -
15
            % tanh piecewise = tanh(x1);
16 -
            a=find(x_8==-5);
17 -
            b=find(x_8==-3);
           c=find(x_8==-1);
18 -
19 -
            d=find(x_8==1);
20 -
            e=find(x 8==3);
           f=find(x_8==5);
21 -
22
23 -
            yl=y tanh piecewise 8([a]);
            y2=y_tanh_piecewise_8([b]);
24 -
25 -
            y3=y_tanh_piecewise_8([c]);
26 -
            y4=y_tanh_piecewise_8([d]);
27 -
           y5=y_tanh_piecewise_8([e]);
28 -
           y6=y_tanh_piecewise_8([f]);
29
30 -
           disp(size(y2));
31 -
            disp(size(yl));
32 -
            aa=(y2-y1);
33 -
            disp(size(aa));
34 -
            bb=(x_8(b)-x_8([a]));
35 -
            disp(size(bb));
36 -
           ml=(y2-y1)/(x 8(b)-x 8([a]));
```


```
43 -
            b2=y2-m2*x 8([b]);
44 -
            b3=y3-m3*x_8([c]);
45 -
            b4=y4-m4*x_8([d]);
46 -
            b5=y5-m5*x_8([e]);
47 -
        Y1=(m1*x 8(1:21))+b1;
48 -
        Y2=(m2*x 8(22:43))+b2;
        Y3 = (m3 * x_8 (44:65)) + b3;
49 -
50 -
        Y4=(m4*x_8(66:87))+b4;
51 -
        Y5=(m5*x_8(88:110))+b5;
52
53 -
            Y = [Y1 \ Y2 \ Y3 \ Y4 \ Y5];
54 -
            figure;
55 -
            plot(x_8(1:21),Y1)
56 -
            hold on
57 -
            plot(x 8(22:43), Y2)
58 -
            hold on
59 -
            plot(x_8(44:65),Y3)
60 -
            hold on
61 -
            plot(x_8(66:87),Y4)
62 -
            hold on
63 -
            plot(x 8(88:110),Y5)
64 -
            hold on
65 -
            plot(x_8, y)
66
67 -
            title("tanh(x)& piecewise linear 8 bits aproximation.");
68 -
            xlabel('x');
69 -
            ylabel('tanh(x)');
```














HDL Resource Utilization Report for 'vhdl\_approximate\_tanh\_design\_fixpt' × +

A C & A

🚵 | 🔥 | Location: | file:///C:/Users/Mahsa/Desktop/Th1008\_Code/tanh\_vhld\_piecewise\_linear/codegen/vhdl\_approximat

## Summary

Multipliers	126
Adders/Subtractors	252
Registers	0
Total 1 Bit Registers	0
RAMs	0
Multiplexers	630
I/O Bits	3528
Shifters	126

## Multipliers (126)

15x14-bit Multipliers : 126

## Adders/Subtractors (252)

33x33-bit Adders : 12633x33-bit Subtractors : 126

## Multiplexers (630)

32-bit 2-to-1 Multiplexer: 12632-bit 3-to-1 Multiplexer: 378real 2-to-1 Multiplexer: 126

#### Shift operators (126)

Static Left Shift operators : 126

## I/O Bits (3528)

Input Bits (1764)