#### Contents

DL Package	1
DL Source	4
sign	
0	
t Bunch	6
ts	7

## VHDL Package

```
_____
-- File Name: hdlsrc\untitled\vhdl approximate tanh design fixpt slcfg.vhd
-- Created: 2021-08-24 11:43:20
-- Generated by MATLAB 9.8 and HDL Coder 3.16
-- Module: vhdl approximate tanh design fixpt slcfg
-- Source Path: untitled/vhdl approximate tanh design fixpt slcfg
-- Hierarchy Level: 1
__ _____
LIBRARY IEEE;
USE IEEE.std logic 1164.ALL;
USE IEEE.numeric std.ALL;
USE work.untitled pkg.ALL;
ENTITY vhdl approximate tanh design fixpt slcfg IS
 PORT (x
                                    : IN
vector of std logic vector14(0 TO 125); -- sfix14 En10 [126]
      y out
vector of std logic vector14(0 TO 125) -- sfix14 En13 [126]
END vhdl_approximate_tanh_design_fixpt_slcfg;
ARCHITECTURE rtl OF vhdl approximate tanh design fixpt slcfg IS
 -- Constants
 CONSTANT One
                                    : real :=
   2.0; -- double
 CONSTANT C divbyzero p
                              : real :=
   1.0E+308; -- double
```

```
-- Functions
 -- HDLCODER TO SIGNED
 FUNCTION hdlcoder to signed (arg: real; width: integer) RETURN signed IS
   RETURN to signed(integer(arg), width);
 END FUNCTION;
 -- Signals
 SIGNAL x signed
                                : vector of signed14(0 TO 125); --
sfix14 En10 [126]
 SIGNAL y out tmp
                                      : vector of signed14(0 TO 125); --
sfix14 En1\overline{3} [1\overline{2}6]
BEGIN
 outputgen1: FOR k1 IN 0 TO 125 GENERATE
   x \text{ signed(k1)} \leq signed(x(k1));
 END GENERATE;
 vhdl approximate tanh design fixpt slcfg 1 output : PROCESS (x signed)
   VARIABLE y: vector of signed32(0 TO 125);
   VARIABLE y 0 : vector of signed32(0 TO 125);
   VARIABLE b : vector of signed32(0 TO 125);
   VARIABLE z1 : vector of signed32(0 TO 125);
   VARIABLE tmp : signed(31 DOWNTO 0);
   VARIABLE cast : vector_of_real(0 TO 125);
   VARIABLE div temp : vector of real(0 TO 125);
   VARIABLE mul temp : vector of signed29(0 TO 125);
   VARIABLE cast_0 : vector_of_signed28(0 TO 125);
   VARIABLE cast 1 : vector of signed28(0 TO 125);
   VARIABLE cast 2 : vector of unsigned32(0 TO 125);
   VARIABLE sll temp : vector of unsigned32(0 TO 125);
   VARIABLE add_temp : vector_of_signed33(0 TO 125);
   VARIABLE sub temp : vector of signed33(0 TO 125);
   VARIABLE cast 3: vector of signed32(0 TO 125);
   tmp := to signed(16#00000000#, 32);
   -- HDL code generation from MATLAB function:
sf gateway vhdl approximate tanh design fixpt slcfg
   --MATLAB Function 'vhdl approximate tanh design fixpt slcfg'
용
              Generated by MATLAB 9.8 and Fixed-Point Designer 7.0
응
응
FOR k IN 0 TO 125 LOOP
     mul temp(k) := to signed(16#2E00#, 15) * x signed(k);
     cast 0(k) := mul temp(k) (27 DOWNTO 0);
     cast 1(k) := resize(cast 0(k)(27 DOWNTO 22), 28);
```

```
y(k) := resize(cast 1(k), 32);
      IF y(k) > to signed(16#0000001E#, 32) THEN
        tmp := to signed(16#7FFFFFFF#, 32);
     ELSE
       IF y(k)(31) = '1' THEN
        cast 2(k) := X"00000000";
         cast 2(k) := unsigned(y(k));
       END IF;
        sll temp(k) := to unsigned(16\#00000001\#, 32) sll
to integer(cast 2(k));
       IF sll_temp(k) (31) /= '0' THEN
         tmp := X"7FFFFFFF";
          tmp := signed(sll temp(k));
       END IF;
      END IF;
      y 0(k) := tmp;
      add temp(k) := resize(y 0(k), 33) + to signed(1, 33);
      IF (add temp(k) (32) = '0') AND (add temp(k) (31) /= '0') THEN
       b(k) := X"7FFFFFFF";
     ELSIF (add temp(k)(32) = '1') AND (add temp(k)(31) /= '1') THEN
       b(k) := X"80000000";
       b(k) := add temp(k) (31 DOWNTO 0);
     END IF;
     cast(k) := real(to integer(b(k)));
      IF cast(k) = 0.0 THEN
       div temp(k) := C divbyzero p;
     ELSE
       div temp(k) := One / cast(k);
     END IF;
      z1(k) := hdlcoder to signed(div temp(k), 32);
      sub temp(k) := to signed(1, 33) - resize(z1(k), 33);
      IF (sub temp(k)(32) = '0') AND (sub temp(k)(31) /= '0') THEN
       cast \overline{3}(k) := X"7FFFFFFF";
      ELSIF (sub temp(k)(32) = '1') AND (sub temp(k)(31) /= '1') THEN
       cast 3(k) := X"80000000";
     ELSE
       cast 3(k) := sub temp(k) (31 DOWNTO 0);
     END IF:
      y out tmp(k) \leq signed'(cast 3(k)(0) & '0' & '0' & '0' & '0' & '0' &
END LOOP;
  END PROCESS vhdl approximate tanh design fixpt slcfg 1 output;
  outputgen: FOR k1 IN 0 TO 125 GENERATE
    y out(k1) <= std logic vector(y out tmp(k1));
 END GENERATE;
END rtl;
```

\_\_ \_\_\_\_\_\_

```
-- File Name: hdlsrc\untitled\untitled pkg.vhd
-- Created: 2021-08-24 11:43:20
-- Generated by MATLAB 9.8 and HDL Coder 3.16
LIBRARY IEEE;
USE IEEE.std logic 1164.ALL;
USE IEEE.numeric std.ALL;
PACKAGE untitled pkg IS
  TYPE vector of std logic vector14 IS ARRAY (NATURAL RANGE <>) OF
std logic vector(13 DOWNTO 0);
  TYPE vector of signed14 IS ARRAY (NATURAL RANGE <>) OF signed(13 DOWNTO 0);
  TYPE vector of signed32 IS ARRAY (NATURAL RANGE <>) OF signed(31 DOWNTO 0);
  TYPE vector of real IS ARRAY (NATURAL RANGE <>) OF real;
  TYPE vector of signed29 IS ARRAY (NATURAL RANGE <>) OF signed(28 DOWNTO 0);
  TYPE vector of signed28 IS ARRAY (NATURAL RANGE <>) OF signed(27 DOWNTO 0);
  TYPE vector of unsigned32 IS ARRAY (NATURAL RANGE <>) OF unsigned(31 DOWNTO
  TYPE vector_of_signed33 IS ARRAY (NATURAL RANGE <>) OF signed(32 DOWNTO 0);
END untitled pkg;
```

#### **VHDL** Source

```
-- File Name: hdlsrc\untitled\untitled.vhd
-- Created: 2021-08-24 11:43:20
-- Generated by MATLAB 9.8 and HDL Coder 3.16
-- Rate and Clocking Details
-- Model base rate: 0.2
-- Target subsystem base rate: 0.2
-- Module: untitled
-- Source Path: untitled
-- Hierarchy Level: 0
-- LIBRARY IEEE;
```

```
USE IEEE.std logic 1164.ALL;
USE IEEE.numeric std.ALL;
USE work.untitled pkg.ALL;
ENTITY untitled IS
 PORT (in1
                                          : IN
vector_of_std_logic_vector14(0 TO 125); -- sfix14_En10 [126]
       out1
                                         : OUT
vector of std logic vector14(0 TO 125) -- sfix14 En13 [126]
       );
END untitled;
ARCHITECTURE rtl OF untitled IS
  -- Component Declarations
  COMPONENT vhdl approximate tanh design fixpt slcfg
    PORT (x
                                         : IN
vector of std logic vector14(0 TO 125); -- sfix14 En10 [126]
          y out
                                         : OUT
vector_of_std_logic_vector14(0 TO 125) -- sfix14_En13 [126]
         );
  END COMPONENT;
  -- Component Configuration Statements
  FOR ALL: vhdl approximate tanh design fixpt slcfg
    USE ENTITY work.vhdl approximate tanh design fixpt slcfg(rtl);
  -- Signals
  SIGNAL y out
                                          : vector of std logic vector14(0 TO
125); -- ufix14 [126]
BEGIN
  u vhdl approximate tanh design fixpt slcfg:
vhdl approximate tanh design fixpt slcfg
    PORT MAP(x \Rightarrow in1, -- sfix14 En10 [126]
              y out \Rightarrow y out -- sfix14 En13 [126]
              );
  out1 <= y out;
END rtl;
Design
function [y out] = vhdl approximate tanh design(x)
    y_{out} = 1 - (2./(power(2, ((4-1-(1/4)+(1/8))*x))+1));
end
```

#### Test Bunch


```
% C:\Program
Files\Polyspace\R2020a\toolbox\hdlcoder\hdlcoderdemos\matlabhdlcoderdemos
% https://www.mathworks.com/company/newsletters/articles/best-practices-for-
converting-matlab-code-to-fixed-point.html
% https://www.mathworks.com/help/fixedpoint/ug/functions-supported-for-code-
acceleration-and-code-generation-from-matlab.html
function vhdl approximate tanh tb
 % Test inputs
 x 8 = fi(-5:0.08:5,1,8);
 x 16 = fi(-5:0.08:5, 1, 16);
 x 32 = fi(-5:0.08:5,1,32);
 % Run
 y = tanh(double(x 8));
 y power2 8 = vhdl approximate tanh design( double( x 8)); % 8 bits
 %y power2 16 = vhdl approximate tanh design( double( x 16)); % 16 bits
 %y power2 32 = vhdl approximate tanh design( double( x 32)); % 32 bits
 plot(x 8, y power2 8, 'r.', x 8, y, 'b'), legend('power 2-8', 'power 2-16', 'power
2-32', 'tanh(x)');
% plot(x_8,y_power2_8,'r.',x_16,y_power2_16,'r--', x_32,y_power2_32,'g.'
,x 8,y,'b'),legend('power 2-8','power 2-16', 'power 2-32', 'tanh(x)');
  -title("tanh(x)& power 2 - 8 - 16 - 32 bits aproximation ");
  xlabel('x');
  ylabel('tanh(x)');
  error8 = RMSE(y power2 8,y);
  formatSpec = '%.10f';
  error8 =num2str(error8 ,formatSpec);
  disp("error 8 bits:" + error8 );
  figure;
  err = abs(y - double(y power2 8));
  plot(x 8, err);
  xlabel('theta');
  ylabel('error');
 title("tanh(x) & power 2 - 8 bits aproximation Error = " + error8 );
  grid on;
  y 16 = tanh(double(x 16));
% error16 = RMSE(y power2 16, y 16);
% formatSpec = '%.10f';
% error16 =num2str(error16 ,formatSpec);
   disp("error 16 bits:" + error16 );
응
9
   figure;
용
  err = abs(y 16 - double(y power2 16));
% plot(x 16, err);
% xlabel('theta');
  ylabel('error');
% title("tanh(x)& power 2 - 16 bits aproximation Error = " + error16 );
   grid on;
```

```
용
90
    y 32 = tanh(double(x 32));
    error32_ = RMSE(y_power2_32, y_32);
양
    formatSpec = '%.10f';
양
    error32 =num2str(error32 ,formatSpec);
용
    disp("error 32 bits:" + error32 );
용
응
    figure;
%
    err_32 = abs(y_32 - double(y_power2_32));
응
    plot(x_32, err_32);
응
    xlabel('theta');
응
   ylabel('error');
응
   title("tanh(x)& power 2 - 32 bits aproximation Error = " + error32 );
    grid on;
```


end

## **Plots**

```
4
      \begin{tabular}{ll} \hline \end{tabular} function & vhdl_approximate_tanh_tb \\ \hline \end{tabular}
           % Test inputs
6 -
            x_8 = fi(-5:0.08:5,1,8);
7 -
           x_16 = fi(-5:0.08:5,1,16);
          x_32 = fi(-5:0.08:5,1,32);
8 -
9
           % Run
10 -
          y = tanh(double(x_8));
11 -
          y_power2_8 = vhdl_approximate_tanh_design( double( x_8)); % 8 bits
          y_power2_16 = vhdl_approximate_tanh_design( double( x_16));  % 16 bits
y_power2_32 = vhdl_approximate_tanh_design( double( x_32));  % 32 bits
12 -
L3 -
L4
15 -
16 -
           plot(x_8,y_power2_8,'r.',x_16,y_power2_16,'r--', x_32,y_power2_32,'g.',x_8,y,'b'),legend(
17 -
            title("tanh(x)& power 2 - 8 - 16 - 32 bits aproximation ");
18 -
            xlabel('x');
                                               tanh(x)& power 2 - 8 - 16 - 32 bits aproximation
           0.8
           0.2
          -0.2
          -0.4
          -0.6
```



```
vhdl_approximate_tanh_tb.m × vhdl_approximate_tanh_design.m ×
      function [y_out] = vhdl_approximate_tanh_design(x)
            y out = 1-(2./(power(2,((4-1-(1/4)+(1/8))*x))+1));
2 -
3 -
        end
Command Window
  Warning: An error occurred while reading the desktop configuration file.
  Using the default configuration.
  >> vhdl approximate tanh tb
  error 8 bits:0.0007440684
  error 16 bits:0.0007457238
  error 32 bits:0.0007457110
f_{\underline{x}} >>
vhdl_approximate_tanh_tb.m × vhdl_approximate_tanh_design.m × +
     % C:\Program Files\Polyspace\R2020a\toolbox\hdlcoder\hdlcoderdemos\matlabhdlcoderdemos
1
2
      % https://www.mathworks.com/company/newsletters/articles/best-practices-for-converting-matlab-code-to-fixed
3
      % https://www.mathworks.com/help/fixedpoint/ug/functions-supported-for-code-acceleration-and-code-generatic
   function vhdl_approximate_tanh_tb
4
5
       % Test inputs
       x 8 = fi(-5:0.08:5,1,8);
6 -
7 -
       x_{16} = fi(-5:0.08:5,1,16);
8 -
       x 32 = fi(-5:0.08:5,1,32);
9
       % Run
10 -
       y = tanh(double(x_8));
11 -
       12 -
       y_power2_16 = vhdl_approximate_tanh_design( double( x_16)); % 16 bits
13 -
       y_power2_32 = vhdl_approximate_tanh_design( double( x_32)); % 32 bits
14
15 -
        plot(x_8,y_power2_8,'r.',x_16,y_power2_16,'r--', x_32,y_power2_32,'g.' ,x_8,y,'b'),legend('power 2-8','pc
16 -
17 -
        title("tanh(x) & power 2 - 8 - 16 - 32 bits aproximation ");
Command Window
 Warning: An error occurred while reading the desktop configuration file.
 Using the default configuration.
 >> vhdl_approximate_tanh_tb
 error 8 bits:0.0007440684
 error 16 bits:0.0007457238
 error 32 bits:0.0007457110
fx >>
                                                    UTF-8 vhdl_approximate_tanh_tb Ln 5 Col 16
```



Web Browser - HDL Resource Utilization Report for 'vhdl\_approximate\_tanh\_design\_fixpt'

HDL Resource Utilization Report for 'vhdl\_approximate\_tanh\_design\_fixpt' × +

Cumman/

🖛 🔷 😂 | 🦓 | Location: file:///C:/Users/Mahsa/Desktop/Th1008\_Code/tanh\_vhdll\_power2/codege

## Summary

Multipliers	126
Adders/Subtractors	252
Registers	0
Total 1 Bit Registers	0
RAMs	0
Multiplexers	630
I/O Bits	3528
Shifters	126

### Multipliers (126)

15x14-bit Multipliers : 126

### Adders/Subtractors (252)

33x33-bit Adders: 126

33x33-bit Subtractors : 126

### Multiplexers (630)

32-bit 2-to-1 Multiplexer : 126
 32-bit 3-to-1 Multiplexer : 378
 real 2-to-1 Multiplexer : 126

### Shift operators (126)

Static Left Shift operators: 126

### I/O Bits (3528)

# Input Bits (1764)

x: 1764 bits