Skip to content
View MarcEftimie's full-sized avatar
Block or Report

Block or report MarcEftimie

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned

  1. FPGA-textbook-solutions FPGA-textbook-solutions Public

    My solutions to exercises in the "FPGA Prototyping By SystemVerilog Examples" by Pong P. Chu.

    SystemVerilog 2 1

  2. FPGA-neural-network FPGA-neural-network Public

    Tcl 1

  3. FPGA-falling-sand-game FPGA-falling-sand-game Public

    FPGA implementation of a Falling Sand Game.

    SystemVerilog

  4. pipelined-RISC-V-CPU pipelined-RISC-V-CPU Public

    SystemVerilog

  5. computer-architecture-course computer-architecture-course Public

    Forked from avinash-nonholonomy/olin-cafe-f22

    Repository for Olin's ENGR3410 - Fall 2022

    SystemVerilog

  6. AD9837-synchronizer AD9837-synchronizer Public

    Synchronize two AD9837 chips with an RP2040

    C++