Libero Scripted Designs 2023.1 #18
Merged
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Libero Scripted Designs Update towards Libero SoC v2023.1 * MIV_RV32 in the designs has been updated from: v3.0.100 to v3.1.100. Some of the new features include: RISC-V F Extension and I-Cache. * Refactored TCL script library, updated for modularity, parameterization and input handling * New dynamic paths added, should allow for better performance on non-Windows based OS systems. * Design components are now downloaded dynamically for each design configuration * Removed glitches which may have been seen when adapting the designs for VHDL * Project folders for ES designs have been uniquified for traceability * Project folders for MIV_RV32, MIV_RV32IMAF and MIV_RV32IMA have been uniquified for clarity and traceability * Improved TCL output messaging with regards to the design building and design flow progression * An example software program has been added to LSRAM-based configurations. After programming the bitstream, software boots out of the box from the LSRAM. * The clocking circuitry in all of the designs has been improved. A new 50MHz clock reference for the CCC has been added by replacing the RC Oscillator. Timing has been improved across the designs. * FlashPro_Express_Projects have been updated to reflect the latest design changes Signed-off by: <seb.slowikowski@microchip.com> --------- Co-authored-by: CLappin <ciaran.lappin@microsemi.com>
Removing the extra copy of Notice.
Updated Notice point 2.
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
Libero Scripted Designs Update towards Libero SoC v2023.1
Notice added to Libero_Project and FlashPro_Express_Projects regarding the work around for the MTVEC issue for FreeRTOS and the Fast Interrupt issue in the latest release of the MIV_RV32. Please read the readme files in each of those folders to see if you are effected.
MIV_RV32 in the designs has been updated from: v3.0.100 to v3.1.100. Some of the new features include: RISC-V F Extension and I-Cache.
Refactored TCL script library, updated for modularity, parameterization and input handling
Improved TCL output messaging with regards to the design building and design flow progression
An example software program has been added to LSRAM-based configurations. After programming the bitstream, software boots out of the box from the LSRAM.
The clocking circuitry in all of the designs has been improved. A new 50MHz clock reference for the CCC has been added by replacing the RC Oscillator. Timing has been improved across the designs.
FlashPro_Express_Projects have been updated to reflect the latest design changes