






LEDs Layout Place together.





add user led and Power LED




Title			
<Title>			
Size	Document Number		Rev
B	XME0720 Schematic		1
Date:	Thursday, March 07, 2019	Sheet	2 of 14



Double Check DDR3 signal Impedence
Check UG933 Chapter6




VCCIO13 VOLTAGE TBD





XC7Z020CLG484



XC7Z020CLG484

Title			
<Title>			
Size	Document Number	Rev	
B	XME0720 Schematic	1	
Date:	Thursday, March 07, 2019	Sheet	5 of 14






DDR3 40 ohm or 50ohm
required by XILINX
CKE pull up or down
ddr rst pull up or down







mmc_nrst should be warm reset






Title			<Title>		
Size			Document Number		
B			XME0720 Schematic		
Date:			Thursday, March 07, 2019		
Sheet			12 of 14		
Rev			1		

JTAG has not been assigned




Check PG_1V8, PWR_GOOD Voltage

Title			<Title>
Size	Document Number	Rev	
B	XME0720 Schematic	1	
Date:	Thursday, March 07, 2019	Sheet	13 of 14




Vref = 0.6V, VOUT = 1.0V




Vref = 0.8V, VOUT = 1.8V

DDRL Check DDR PN and Price



Vref = 0.8V, VOUT = 1.5V



Vref = 0.8V, VOUT = 3.3V

Title		
<Title>		
Size	Document Number	Rev
B	XME0720 Schematic	1
Date:	Thursday, March 07, 2019	Sheet 14 of 14