




# XPE-ZU100

| REV | DATE | PAGES | DESCRIPTION |
|-----|------|-------|-------------|
|     |      |       |             |
|     |      |       |             |
|     |      |       |             |
|     |      |       |             |
|     |      |       |             |
|     |      |       |             |
|     |      |       |             |
|     |      |       |             |
|     |      |       |             |
|     |      |       |             |

| PAGE | DESCRIPTION                                   |
|------|---|
| 1    | Title, Notes, Block Diagram, Revision History |
| 2    | B2B_JM1                                       |
| 3    | B2B_JM3&JM4                                   |
| 4    | M.2 Socket                                    |
| 5    | USB3.0 HOST                                   |
| 6    | USB3.0 CON                                    |
| 7    | DP  |
| 8    | PS ETH0                                       |
| 9    | PL ETH1                                       |
| 10   | USB-JTAG UART                                 |
| 11   | HDMI  |
| 12   | SD&MIPI&TP&EEPROM                             |
| 13   | CLOCK   |
| 14   | CAN   |
| 15   | RS485   |
| 16   | FAN&KEY&LED                                   |
| 17   | PCIE  |
| 18   | SFP   |
| 19   | MODE&RTC&GPIO                                 |
| 20   | POWER   |
| 21   |   |
| 22   |   |
| 23   |   |
| 24   |   |
| 25   |   |
| 26   |   |
| 27   |   |
| 28   |   |
| 29   |   |














5

4


3

2


1




VUSB\_P1\_5V




VUSB\_P4\_5V




VUSB\_P3\_5V




VUSB\_P2\_5V





VCC\_HUB\_3V3



VCC\_HUB\_3V3







VCC\_1V8 - R334 4.7K(NC) PS POR\_B

PS\_ETH\_RXCTL R341 4.7K  
PS\_ETH\_RXCK R342 4.7K  
PHY Address:001

VCC\_1V8 - R343 4.7K PS\_ETH\_RXD3


PS\_ETH\_RXD2 R344 4.7K  
PLL continue

VCC\_1V8 - R339 4.7K PS\_ETH\_RXD1 R345 NC  
R340 4.7K PS\_ETH\_RXD0 R347 NC  
TX RX Delay





VCC\_3V3 - R336 4.7K PHY0\_LED2  
PHY0\_LED1 R338 4.7K  
LDO Output:1.8V

VCC\_3V3 - R348 4.7K PHY0\_LED0  
Use the external Power








## USB-JTAG&UART




# PL HDMI-TX




# PS SD Card




# MIPI




# Tempreture Sensor



# EEPROM




CONFIGURATION RECHECK




Layout notes:  
1. Separate Xout and Xin Traces by 3 x the trace width  
2. Do not share crystal load capacitor ground via with other components.  
3. Route power from bead through bulk capacitor pad then through 0.1uF capacitor pad then to clock chip Vdd pad.  
4. Do not share ground vias. One ground pin one ground via.

I2C Address:  
1101 0000  
1101 0100


| OUT0_SEL_I2CB<br>at POR | SEL1 | SEL0 | I <sup>2</sup> C<br>Access | REG0:7 | Config                       |
|-------------------------|------|------|----------------------------|--------|------------------------------|
| 1                       | 0    | 0    | No                         | 0      | 0                            |
| 1                       | 0    | 1    | No                         | 0      | 1                            |
| 1                       | 1    | 0    | No                         | 0      | 2                            |
| 1                       | 1    | 1    | No                         | 0      | 3                            |
| 0                       | X    | X    | Yes                        | 1      | I <sup>2</sup> C<br>defaults |
| 0                       | X    | X    | Yes                        | 0      | 0                            |






**FAN**

**LED**







## KEY












MODE



RTC



GPIO



| Boot Mode | Mode Pins [3:0] | MIO Location | Non-Secure | Secure | Signed | Mode   | Description   |
|-----------|-----------------|--------------|------------|--------|--------|--------|---|
| JTAG      | 0x0             | JTAG         | Yes        | No     | No     | Slave  | Dedicated PS interface.   |
| QSPI24    | 0x1             | MIO[12:0]    | Yes        | Yes    | Yes    | Master | 24-bit addressing. Supports single and dual parallel configurations. Stack and dual stack is not supported. |
| QSPI32    | 0x2             | MIO[12:0]    | Yes        | Yes    | Yes    | Master | 32-bit addressing. Supports single and dual parallel configurations. Stack and dual stack is not supported. |
| SD0       | 0x3             | MIO[25:13]   | Yes        | Yes    | Yes    | Master | Supports SD 2.0.  |
| NAND      | 0x4             | MIO[25:09]   | Yes        | Yes    | Yes    | Master | Requires 8-bit data bus width   |
| SD1       | 0x5             | MIO[51:38]   | Yes        | Yes    | Yes    | Master | Supports SD 2.0.  |
| eMMC_18   | 0x6             | MIO[22:13]   | Yes        | Yes    | Yes    | Master | Supports eMMC 4.5 at 1.8V.  |
| USB 0     | 0111b           | MIO[52:63]   | Yes        | Yes    | Yes    | Slave  | Supports USB 2.0 and USB 3.0.   |
| PJTAG_0   | 0x8             | MIO[29:26]   | Yes        | No     | No     | Slave  | PS JTAG connection 0 option.  |
| PJTAG_1   | 0x9             | MIO[15:12]   | Yes        | No     | No     | Slave  | PS JTAG connection 1 option.  |
| SD1-LS    | 0xE             | MIO[51:39]   | Yes        | Yes    | Yes    | Master | Supports SD 3.0 with a required SD 3.0 compliant level shifter.   |

