Skip to content

Update Arm64 processor features detection #1409

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 2 commits into from
Jan 23, 2023
Merged

Update Arm64 processor features detection #1409

Changes from all commits
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
63730eb
Update Arm64 processor features detection
Jan 20, 2023
55faee3
Update nf-processthreadsapi-isprocessorfeaturepresent.md
Karl-Bridge-Microsoft Jan 23, 2023
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
32 changes: 27 additions & 5 deletions ...src/content/processthreadsapi/nf-processthreadsapi-isprocessorfeaturepresent.md
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -439,7 +439,7 @@ This Arm processor implements the Arm v8 instructions set.
</dl>
</td>
<td width="60%">
This Arm processor implements the Arm v8 extra cryptographic instructions (i.e. AES, SHA1 and SHA2).
This Arm processor implements the Arm v8 extra cryptographic instructions (for example, AES, SHA1 and SHA2).
</td>
</tr>

Expand All @@ -461,18 +461,40 @@ This Arm processor implements the Arm v8 extra CRC32 instructions.
</dl>
</td>
<td width="60%">
This Arm processor implements the Arm v8.1 atomic instructions (e.g. CAS, SWP).
This Arm processor implements the Arm v8.1 atomic instructions (for example, CAS, SWP).
</td>
</tr>

<tr>
<td width="40%"><a id="PF_ARM_V82_DP_INSTRUCTIONS_AVAILABLE"></a><a id="pf_arm_v82_dp_instructions_available"></a><dl>
<dt><b>PF_ARM_V82_DP_INSTRUCTIONS_AVAILABLE</b></dt>
<dt>43</dt>
</dl>
</td>
<td width="60%">
This Arm processor implements the Arm v8.2 DP instructions (for example, SDOT, UDOT). This feature is optional in Arm v8.2 implementations and mandatory in Arm v8.4 implementations.
</td>
</tr>

<tr>
<td width="40%"><a id="PF_ARM_V83_JSCVT_INSTRUCTIONS_AVAILABLE"></a><a id="pf_arm_v83_jscvt_instructions_available"></a><dl>
<dt><b>PF_ARM_V83_JSCVT_INSTRUCTIONS_AVAILABLE</b></dt>
<dt>44</dt>
</dl>
</td>
<td width="60%">
This Arm processor implements the Arm v8.3 JSCVT instructions (for example, FJCVTZS).
</td>
</tr>

<tr>
<tr>
<td width="40%"><a id="PF_ARM_V83_LRCPC_INSTRUCTIONS_AVAILABLE"></a><a id="pf_arm_v83_lrcpc_instructions_available"></a><dl>
<dt><b>PF_ARM_V83_LRCPC_INSTRUCTIONS_AVAILABLE</b></dt>
<dt>34</dt>
<dt>45</dt>
</dl>
</td>
<td width="60%">
This Arm processor implements the Arm v8.3 LRCPC instructions (e.g. ldapr). Note that certain Arm v8.2 CPUs may optionally support the LRCPC instructions.
This Arm processor implements the Arm v8.3 LRCPC instructions (for example, LDAPR). Note that certain Arm v8.2 CPUs may optionally support the LRCPC instructions.
</td>
</tr>

Expand Down