

# URCL UNNAMED BETA OFFICIAL DOCUMENTATION

Written by Ben Aitken (Mod Punchtree) – 30<sup>th</sup> Aug 2022



## ABSTRACT

**i** URCL stands for: Universal Reduced Computer Language

URCL is a simple universal intermediate language. It is designed to be as similar as possible to common RISC assembly in order to make it as easy as possible to translate to any specific assembly language. This documentation will go into greater depth than the old Google Sheet documentation.

## CONTENTS

Abstract.....	1
Contents.....	1
Introduction .....	6
Links .....	6
Overview .....	7
Source Files.....	7
URCL Source Files .....	7
General Syntax.....	7
General Layout .....	7
Prefixes .....	8
Comments.....	8
Macros .....	8
Numbers .....	8
Relative Numbers .....	9
Defined Immediate Values.....	9
ASCII Characters .....	10
Whitespace .....	10
Zero Register.....	10
Program Counter .....	11
Headers.....	11
CPU Word Length.....	11
Minimum Number of Registers.....	11
Minimum Heap Space.....	11
Instruction Storage Architecture.....	12
Minimum Stack Size .....	12
Define Words.....	12

Define Word Definition .....	12
Define Word Usage.....	13
Labels .....	13
Label Definition .....	13
Label Usage.....	13
Memory Map.....	14
Heap .....	15
Stack.....	15
Stack Pointer.....	15
Instructions.....	15
Core Instructions .....	16
ADD .....	16
RSH .....	16
LOD .....	17
STR.....	17
BGE .....	17
NOR.....	18
IMM.....	18
Basic Instructions .....	18
ADD .....	18
RSH .....	19
LOD .....	20
STR.....	20
BGE .....	21
NOR.....	21
SUB .....	22
JMP.....	22
MOV.....	23
NOP .....	23
IMM.....	24
LSH.....	24
INC.....	25
DEC .....	25
NEG .....	26
AND .....	26
OR .....	27
NOT .....	27
XNOR .....	28
XOR .....	28
NAND.....	29
BRL.....	29
BRG .....	30

BRE .....	30
BNE .....	31
BOD .....	31
BEV .....	32
BLE .....	32
BRZ .....	33
BNZ .....	33
BRN .....	34
BRP .....	34
PSH .....	35
POP .....	35
CAL .....	36
RET .....	36
HLT .....	37
CPY .....	37
BRC .....	38
BNC .....	38
Complex Instructions .....	39
MLT .....	39
DIV .....	40
MOD .....	40
BSR .....	41
BSL .....	41
SRS .....	42
BSS .....	43
SETE .....	43
SETNE .....	44
SETG .....	44
SETL .....	45
SETGE .....	45
SETLE .....	46
SETC .....	47
SETNC .....	47
LLOD .....	48
LSTR .....	48
SDIV .....	49
SBRL .....	49
SBRG .....	50
SBLE .....	51
SBGE .....	51
SSETL .....	52
SSETG .....	52

SSETLE .....	53
SSETGE .....	53
ABS.....	54
I/O Instructions .....	54
IN .....	55
OUT .....	55
Instruction Translations .....	56
Basic Instruction Translations .....	56
ADD .....	56
RSH .....	56
LOD .....	57
STR.....	57
BGE .....	57
NOR.....	58
SUB .....	58
JMP.....	59
MOV.....	59
NOP .....	59
IMM .....	59
LSH.....	59
INC.....	59
DEC .....	59
NEG.....	59
AND .....	60
OR .....	60
NOT .....	60
XNOR .....	60
XOR .....	61
NAND.....	61
BRL.....	62
BRG .....	62
BRE .....	62
BNE .....	62
BOD.....	62
BEV.....	63
BLE .....	63
BRZ.....	63
BNZ.....	63
BRN .....	63
BRP .....	63
PSH .....	63
POP .....	64

CAL .....	64
RET .....	64
HLT .....	64
CPY .....	64
BRC .....	65
BNC .....	66
Complex Instruction Translations .....	67
MLT .....	67
DIV .....	68
MOD .....	69
BSR .....	69
BSL .....	70
SRS .....	71
BSS .....	71
SETE .....	71
SETNE .....	72
SETG .....	72
SETL .....	72
SETGE .....	72
SETLE .....	72
SETC .....	72
SETNC .....	73
LLOD .....	74
LSTR .....	74
SDIV .....	75
SBRL .....	75
SBRG .....	75
SBLE .....	75
SBGE .....	76
SSETL .....	76
SSETG .....	76
SSETLE .....	76
SSETGE .....	77
ABS .....	77
Ports .....	77
Code Faults .....	81
Pre-Runtime Faults .....	81
Invalid Number of Operands .....	81
Invalid Operand Types .....	81
Unrecognised Identifier .....	81
Unsupported Number of Registers .....	82
Unsupported Heap Size .....	82

Unsupported Stack Size .....	82
Invalid Label Name .....	82
Duplicate Label Definition .....	82
Runtime Faults .....	82
Non-Instruction Execution .....	83
Stack Underflow .....	83
Stack Overflow .....	83
Invalid RAM Location .....	83
Interpreting URCL .....	83
Bitwise Representation .....	84
Example Programs.....	85
Simple Fibonacci .....	85
FizzBuzz.....	86
Bubble Sort.....	87
Acknowledgements .....	88
Biggest Contributors .....	88

## INTRODUCTION

URCL first started with Minecraft CPUs and has also been called Universal Redstone Computer Language. However, applications for URCL are not limited to only Minecraft, as it can be applied to a wide range of CPUs with any ISA (Instruction Set Architecture).

CPUs which are compatible with URCL can make use of the tools built for URCL. These tools include emulators and high-level language compilers. Programs which are written in URCL can also be shared between any other URCL compatible CPU regardless of the ISAs of the CPUs.

### Links

#### URCL Official Documentation Repository:

<https://github.com/ModPunchtree/URCL>



*Go here to find the most up to date version of the official URCL documentation.*

#### URCL Discord:

<https://discord.gg/Nv8jzWg5j8>

#### URCX Emulator:

<https://github.com/BramOtte/urcl-explorer>



*This is a URCL emulator that runs directly in the browser.*

#### URCL Google Sheet Documentation (OUTDATED):

[https://docs.google.com/spreadsheets/d/1YUCj-J1KTTxho59\\_RsKWj9JZa96\\_mLqB-j\\_kK2pjgM8/edit?usp=sharing](https://docs.google.com/spreadsheets/d/1YUCj-J1KTTxho59_RsKWj9JZa96_mLqB-j_kK2pjgM8/edit?usp=sharing)

#### URCL Ports Google Sheet Documentation:

## OVERVIEW

### Source Files

#### URCL Source Files

All URCL code should be contained in “.urcl” files. These are plain text files. The name of the file can be any string of letters, numbers, and underscore.

**i** To edit URCL code it is recommended that VSCode is used along with the “URCL & B Syntax Highlighter” extension by RedCMD on the VSCode marketplace.

**i** To directly emulate URCL code it is recommended that the URCX Emulator by Bram is used.

URCX can be found here: <https://github.com/BramOtte/urcl-explorer>

Or it can be accessed using the URCX discord bot in the #urcl-bot channel in the URCL Discord server.

### General Syntax

#### General Layout

All URCL instructions contain an Identifier as well as Sources and a Destination. The Identifier is simply the name of the instruction. Sources specify where data should be fetched from, and the Destination specifies where the result of the instruction should be written to.

URCL instructions generally follow a three operand format. This means that there are three or fewer operands in each instruction.

In written form, the instructions take the format:

**Identifier Destination Source1 Source2**

For example:

**ADD R1 R2 R3**

**i** Add the contents of register 2 to the contents of register 3. Then write result into register 1.

All URCL instructions are atomic and are fully self-contained.

Atomic means that instructions are executed one at a time sequentially, and the next instruction does not start until the previous has finished.

Self-contained means that each instruction can be executed without any external information outside of the sources specified by the instruction itself. This means that the exact same instruction will always do the exact same thing regardless of the current state of the CPU.

URCL instructions are designed to be translated one at a time into the target CPU’s assembly.

This means that any URCL program can be translated easily, provided each instruction has an equivalent translation on the target CPU.

**i** URCL uses a load-store architecture.

Which means that values must be loaded from the RAM into the registers in order to be used. Then the results may be stored back into the RAM.

## Prefixes

There are prefixes for general purpose registers, memory, labels, relative numbers, and ports.

### Registers

Registers are prefixed with either **R** or **\$**. For example:

**R1** or **\$1** refer to general purpose register 1

### Memory

Memory locations are prefixed with either **M** or **#**. For example:

**M0** or **#0** refer to memory location 0.



*Note that “memory” here does not refer to the entire RAM space, it only refers to the Heap which is later described in the Memory Map section.*



*If memory locations are used in an instruction which is not LOD, STR, LLOD or LSTR then it gets translated to an immediate value which points to that memory location.*

### Labels

Labels are prefixed with **.**. For example:

**.test** refers to the label called “test”.

### Relative Numbers

Relative Numbers are prefixed with + or -. For example:

**+2** is a relative number that is positive 2.

### Ports

Ports are prefixed with **%**. For example:

**%TEXT** refers to a port called “TEXT”

### Comments

Comments in URCL are the same as comments in C. Line comments are denoted using **//**. Multi-line comments are denoted using **/\*** and **\*/**. For example:

**//comment** is a line comment.

```
/*  
comment  
*/
```

is a multi-line comment.

### Macros

All macros are prepended with **@**. For example:

```
@DEFINE TEST 2
```



*Individual macros are not defined in URCL as they are completely up to the particular URCL interpreter to define. This is to enable different interpreters to define macros to suit their own needs.*

### Numbers

Numbers that have no prefix are in base 10, such as a number used as an immediate value. For example:



**IMM R1 5** in this example the **5** is being used as an immediate value and it has no prefix so it will be interpreted as being in base 10.

Base 16 and base 2 numbers can also be used but they must be prepended with 0x and 0b respectively. For example:

**IMM R1 0x5** the **0x5** will be interpreted as a base 16 value.

**IMM R1 0b101** the **0b101** will be interpreted as a base 2 value.

**i** The example instruction in the previous 3 examples all load an immediate value of 5, into register 1.

Base 8 numbers are prefixed with 0o. Numbers that are prefixed with 0 will be treated as base 10 numbers.

**i** Base 8 numbers are rarely used.

## Relative Numbers

Relative numbers are used to specify the address of an instruction, relative to the current instruction. These are values are prefixed with a **~+** or a **~-**. For example:

**JMP ~+5** the **~+5** refers to the URCL instruction 5 ahead of the current instruction.

**i** A relative value of **~+0** or **~-0** refers to the address of the current instruction.






**i** Relative values must be converted into labels before being translated.

## Defined Immediate Values

Defined immediate values are values which are directly translated into an immediate value before translating the URCL code into the target assembly. All defined immediate values are prepended with a **@**.

The following table contains all the defined immediate values:

Defined Immediate Value	Full Name	Value
<b>@BITS</b>	Bits	Equal to the value of the BITS header
<b>@MINREG</b>	Minimum registers	Equal to the value of the MINREG header
<b>@MINHEAP</b>	Minimum heap	Equal to the value of the MINHEAP header
<b>@MINSTACK</b>	Minimum stack	Equal to the value of the MINSTACK header
<b>@HEAP</b>	Heap	Equal to the maximum size of the heap (where the stack is empty, and the heap occupies all available space in the RAM)  Note this is specific to the target CPU instead of the URCL program
<b>@MSB</b>	Most significant bit	Equal to a binary value with only the most significant bit active (128 in an 8 bit program)

	Signed most significant bit	Equal to a binary value with only the second most significant bit active (64 in an 8 bit program)
	Maximum	Equal to a binary value with all bits active (255 in an 8 bit program)
	Signed maximum	Equal to a binary value with all bits active except the most significant bit (127 in an 8 bit program)
	Upper half	Equal to a binary value with all bits greater than or equal to $2^{\frac{BITS}{2}}$ active (240 in an 8 bit program)
	Lower half	Equal to a binary value with all bits less than $2^{\frac{BITS}{2}}$ active (15 in an 8 bit program)

**i** For odd number bit widths, the Lower half will contain the middle bit and the Upper half will not.

## ASCII Characters

ASCII Characters In the code must be enclosed using `'`. These characters are directly translated into an immediate value (based on 7 bit ASCII) before being translated from URCL code into the target assembly.

For example:

`'C'` would become an immediate value of 67.

`'5'` would become an immediate value of 53.

When translating characters into immediate values, refer to:

<https://montcs.bloomu.edu/Information/Encodings/ascii-7.html>

## Whitespace

All groups of spaces in URCL are treated as a single space. This means that multiple spaces can be used, and code can be indented however much the programmer wants while still being valid.

However, newlines are important as these mark where one instruction ends and the next begins. This means that multiple instructions cannot be put on the same line. Empty lines will be ignored though, meaning the programmer can have as many empty lines in between their instructions as they like.

**i** The whitespace should be used to make the code as legible as possible.

## Zero Register

The zero register is a register that cannot be overwritten and always reads 0. The zero register is referred to in the same way as any other general purpose register. So, `R0` and `$0` both refer to register zero.

If the zero register is specified as a source operand to in an instruction, then it is the same as using an immediate value of zero.

If the zero register is specified as the destination operand in an instruction, then the output of the instruction is simply discarded.

**i** In most circumstances it is advisable that the zero register is never used as a destination as this is the same as doing nothing in most instructions.

## Program Counter

The program counter is a register that points to the beginning of the current instruction. The program counter in URCL can be read from in the exact same way that any other general purpose register is read.

The program counter is referred to using **PC**. For example:

**PSH PC** this pushes the value currently in the program counter onto the stack.



*Reading or writing to the program counter directly should be avoided, if possible, as some target CPUs may struggle to translate this code if the program counter cannot be accessed directly.*

## Headers

Headers contain information which tells the URCL interpreter the required specific parameters for running a program. The headers can also allow you to see if a program is compatible with a target CPU.

### CPU Word Length

URCL assumes that the target CPU uses the same word length for everything. This means that an 8 bit CPU can have a maximum of 256 memory locations, 256 general purpose registers and any value larger than 8 bits in the code would be truncated to make it 8 bits.

The word length is specified on a per-program basis, this means that every URCL program must specify the word length it runs at. This is done using the **BITS** header. For example:

**BITS == 8** this specifies that the word length must be exactly 8 bits for this program.

**BITS >= 8** this specifies that the word length can be 8 or more bits.

**BITS <= 8** this specifies that the word length can be 8 or fewer bits.



*Most programs will only run at a single word length, so >= and <= are rarely used outside of libraries.*



*If the BITS header is missing, then the program should be assumed to be 8 bit.*



*If the BITS header is missing the “==” or “>=” or “<=” then it is assumed to be “==”.*

*So “BITS 8” is the same as “BITS == 8”.*

### Minimum Number of Registers

The number of registers that can be used in URCL is fixed and each program needs to specify the minimum number of general purpose registers it requires. This is done using the **MINREG** header. For example:

**MINREG 4** this specifies that this program requires a minimum of 4 general purpose registers which means that any CPU at least 4 general purpose registers can run the program (provided it meets all other requirements).



*If the MINREG header is missing, then the assumed value is 8.*

### Minimum Heap Space

The minimum number of words of heap space a program needs is specified using the **MINHEAP** header. For example:

**MINHEAP 16** this specifies that this program needs 16 words of heap space to run.



*Note that the Heap does not refer to the entire RAM space. The Heap is described in more detail in the Memory Map section.*



*If the MINHEAP header is missing, then the assumed value is 16.*

## Instruction Storage Architecture

There are two ways that instructions can be stored on a target CPU. The instructions can be stored in the same RAM space that the program runs in (for example von Neumann architecture) or the instructions can be stored in a separate space which cannot be accessed while the program is running (for example Harvard architecture).

URCL programs which store data inside of the instructions will only work if the instructions are stored in the same space that the program is running in. So, it is important that programs specify which storage architecture they require. This is done using the **RUN** header. For example:

**RUN RAM** specifies that the instructions are stored in the same space the program runs in.

**RUN ROM** specifies that the instructions are not stored in the same space the program runs in.



*If the RUN header is missing, then the assumed value is RUN ROM.*

## Minimum Stack Size

Programs can specify the minimum number of words that the stack must be able to hold in order to run a program. This is done using the **MINSTACK** header. For example:

**MINSTACK 32** specifies that the stack must be able to hold at least 32 values to run this program.



*If the MINSTACK header is missing, then the assumed value is 8.*



*The stack is explained further in the Memory Map section.*



*Headers can be located anywhere within a program, but they should be at the very top to make it clearer to anyone reading the code.*

## Define Words

Define words are predefined values that exist inside of the RAM/ROM space where the URCL program is stored. In a RUN RAM program these values can freely be read and written to in the same way any other value in the heap can be. However, in a RUN ROM program, these values can be read but not written to, since the program is stored separately from the main RAM.

These are useful for storing predefined arrays, strings, or lookup tables within a URCL program.

## Define Word Definition

Defined words are created by writing **DW** followed by a value. The value must be able to fit in a single word (so, the value must be between 0 and 255 in an 8 bit program). For example:

```
DW 0x45
```

This defines a value of "0x45" directly inside of the URCL program.

Arrays of values can also be defined by writing **DW** followed by an array of values enclosed with square braces **[** and **]**. For example:

```
DW [0 1 2 3]
```

This defines 4 sequential values. The first is 0, the second is 1, the third is 2 and the final value is 3.

The above example is identical to:

```
DW 0
```

```
DW 1
```

```
DW 2
```

```
DW 3
```

Where each value inside of the array is a single, separate defined value.



Note that the order the values in the array are defined, starts with the first item in the array. The order must not be changed.



Defined values that are in series (such as an array) must be stored in adjacent RAM address values in the target CPU. This is so that any value in the array can be accessed by adding its index to the address of the first value.

## Define Word Usage

Defined words can be pointed to using relative values or labels. For example:

```
.test2
    DW 0x45
```

The label “test2” points to the defined value of “0x45”.

Values inside of an array can be accessed by adding the array index to the address value of the first item in the array. For example:

```
.test3
    DW 0
    DW 1
```

The second defined value (1) can be accessed by adding 1 the “test3” label, then reading/writing to that address. So:

```
LLOD R1 .test3 1
```

This will load the value located at the address value pointed to by “test3” plus one, into register one.

## Labels

Labels point towards a particular memory or instruction location. Labels in URCL work similar to labels in most assembly languages.

### Label Definition

Labels are defined by writing **.** followed by the name of the label on a line. That label then points to the instruction or data contained in the next line. The label name must be unique and can be made of string of letters, numbers and underscore. For example:

```
.test
    ADD R1 R2 R3
```

This defines the label “test”, and this label points to the instruction: **ADD R1 R2 R3**.

Labels can also point to data that is stored inside of the instructions as defined values. For example:

```
.test2
    DW 0x45
```

This defines the label “test2”, and this points to the defined value “0x45” which is located inside of the instructions.



DW means “Define Word” and it is used to put one word of data into the instructions.



Since DW values are located in the instructions there is a risk of executing these as instructions. This should be avoided as this can cause undefined behaviour in the target CPU.

This particular fault is defined as “Non-Instruction Execution”.

### Label Usage

Once defined, labels can be used in the code as source operands. They act the same as immediate values as a label is simply an immediate value which points to the address it was defined at. For example:

```
JMP .test
```

which branches to the location of the label “test”.



Labels are converted to immediate values after being translated to the target CPU's assembly code.

This means that they can be translated in the exact same way as an immediate value would.


**ADD R1 .test 1** which adds 1 to the location of the label "test".



Since the size of the instructions on the target CPU can be bigger than one word, adding 1 to a label which points at an instruction does not make that label point to the next instruction.

Labels can only be added to or subtracted from if that label points to DW values as these are guaranteed to occupy 1 word per value, regardless of the target CPU.

## Memory Map



- Normal memory values should be prepended with 'M' or '#'.

- Normal memory values do not use an absolute RAM address, instead they are relative to the start of the Heap.
- M0 points to the start of the Heap.
- If a memory address is specified without being prepended with 'M' or '#' then it will be treated as an absolute address.
- The stack pointer must be stored in a dedicated general purpose register.

The RAM layout depends on the instruction storage architecture specified using the RUN header.

## Heap

The heap either starts at location zero in a RUN ROM program or it starts at the first available location after the space that the program itself occupies in a RUN RAM program. Then the heap in both cases expands upwards.

The Heap is where M and # prepended values go.

**i** *There is no limit to the size of the Heap, other than the total size of the RAM.*

The literal RAM address of M or # prepended values in a RUN RAM program requires an offset to be added. The offset is equal to the location of M0. So, the location of MX is M0 + X which applies to any memory address.

**i** *Knowing the location of M0 is important when translating URCL to the target CPU's assembly.*

## Stack

The stack always starts at the top of the RAM (the highest address value) and expands downwards. This is a LIFO stack.

**i** *There is no limit to the size of the Stack, other than the total size of the RAM.*

**i** *While the Heap and Stack can be any size, they must **never** cross over each other. If they crossed over each other, they would overwrite each other.*

*This particular fault is defined as "Stack Overflow".*

## Stack Pointer

The stack pointer points to the final item on the stack, rather than the next available space. When an item is added to the stack the stack pointer is decremented by 1, and when an item is removed from the stack the stack pointer is incremented by 1.

The stack pointer in URCL must be stored in a dedicated general purpose register. This means it can be read and written to in the same way as any other register. To specify the stack pointer register, **SP** is used. For example:

**MOV R1 SP** this instruction reads from the stack pointer register.

**i** *Modifying the stack pointer directly is potentially dangerous as it can become out of sync to the stack. So, avoid doing this if it is not necessary.*

# INSTRUCTIONS

**i** *This section will define all the instructions within URCL*

There are two main categories of instructions. These are "Basic" and "Complex". There are also "Core" instructions which are a specific subset of the Basic instructions which are the minimum instructions required for a CPU to be 100% compatible with URCL.

All Complex instructions can be translated to Basic instructions and all Basic instructions can be translated to Core instructions. This means that if a target CPU can translate the Core instructions it can translate all URCL instructions.

Note that all instructions are unsigned, unless otherwise stated.

## Core Instructions

**i** A CPU must be able to translate all these instructions to be 100% compatible with URCL

There are 7 Core instructions.

### ADD

#### Full Name

Add

#### Description

The ADD instruction adds two values together, then it stores the result in a register.

**i** The input values must be registers in the core instructions.

#### Operands

ADD requires 3 operands.

Destination	Source1	Source2	Example
Register	Register	Register	ADD R1 R2 R3

#### Code Examples

```
ADD R1 R1 R2
```

This instruction adds the value in register 1 to the value in register 2, then it stores the result into register 1.

### RSH

#### Full Name

Right shift

#### Description

The RSH instruction does a bitwise right shift of a value, then it stores the result in a register.

**i** Note that this is unsigned.

**i** The lowest bit is shifted out and is lost in this instruction.  
So, if the lowest bit is important, then save it before right shifting.

**i** Note that this is non-cyclic.

#### Operands

RSH requires 2 operands.

Destination	Source1	Example
Register	Register	RSH R1 R2

#### Code Examples

```
RSH R1 R1
```



This instruction right shifts the value in register 1, then it stores the result into register 1.

## LOD

### Full Name

Load

### Description

The LOD instruction copies a value from the RAM at a specified address into a register.

### Operands

LOD requires 2 operands.

Destination	Source1	Example
Register	Register (Pointer)	LOD R1 R2

### Code Examples

```
LOD R1 R1
```

This instruction copies the RAM value addressed by the value in register 1, then it stores the result into register 1.

## STR

### Full Name

Store

### Description

The STR instruction copies a value into the RAM at a specified address.

### Operands

STR requires 2 operands.

Destination	Source1	Example
Register (Pointer)	Register	STR R1 R2

### Code Examples

```
STR R1 R1
```

This instruction copies the value in register 1 into the RAM value addressed by the value in register 1.

## BGE

### Full Name

Branch if greater than or equal to

### Description

The BGE instruction branches to a specified address if one value is greater than or equal to another value.



Note that this is unsigned.

### Operands

BGE requires 3 operands.

Destination	Source1	Source2	Example
Register	Register	Register	BGE R1 R2 R3

### Code Examples

**BGE R1 R3 R2**

This instruction branches to the instruction pointed to by the value in register 1 if the value in register 3 is greater than or equal to the value in register 2.

### NOR

#### Full Name

Bitwise NOR

#### Description

The NOR instruction does a bitwise NOR of two values, then it stores the result in a register.

#### Operands

NOR requires 3 operands.

Destination	Source1	Source2	Example
Register	Register	Register	<b>NOR R1 R2 R3</b>

### Code Examples

**NOR R1 R1 R2**

This instruction does a bitwise NOR of the value in register 1 and the value in register 2, then it stores the result into register 1.

### IMM

#### Full Name

Immediate

#### Description

The IMM instruction copies an immediate value into a register.

#### Operands

IMM requires 2 operands.

Destination	Source1	Example
Register	Immediate	<b>IMM R1 6</b>

### Code Examples

**IMM R3 5**

This instruction copies the immediate value 5 and stores it into register 3.

## Basic Instructions

These are relatively simple instructions that can be translated into core instructions if needed.

### ADD

#### Full Name

Add

#### Description

The ADD instruction adds two values together, then it stores the result in a register.

**i** The input values can be either registers or immediate values.

### Operands

ADD requires 3 operands.

Destination	Source1	Source2	Example
Register	Register	Register	<code>ADD R1 R2 R3</code>
Register	Register	Immediate	<code>ADD R1 R2 1</code>
Register	Immediate	Register	<code>ADD R1 1 R3</code>
Register	Immediate	Immediate	<code>ADD R1 1 2</code>

### Code Examples

`ADD R3 3 5`

This instruction adds the immediate value of 3 to the immediate value of 5 and stores the result (8) into register 3.

`ADD R1 R1 R2`

This instruction adds the value in register 1 to the value in register 2, then it stores the result into register 1.

## RSH

### Full Name

Right shift

### Description

The RSH instruction does a bitwise right shift of a value, then it stores the result in a register.

**i** Note that this is unsigned.

**i** The lowest bit is shifted out and is lost in this instruction.  
So, if the lowest bit is important, then save it before right shifting.

**i** Note that this is non-cyclic.

### Operands

RSH requires 2 operands.

Destination	Source1	Example
Register	Register	<code>RSH R1 R2</code>
Register	Immediate	<code>RSH R1 1</code>

### Code Examples

`RSH R3 3`

This instruction right shifts the immediate value of 3 and stores the result (1) into register 3.

`RSH R1 R1`

This instruction right shifts the value in register 1, then it stores the result into register 1.

## LOD

### Full Name

Load

### Description

The LOD instruction copies a value from the RAM at a specified address into a register.

### Operands

LOD requires 2 operands.

Destination	Source1	Example
Register	RAM Address (Relative)	<code>LOD R1 M2</code>
Register	RAM Address (Literal)	<code>LOD R1 1</code>
Register	Register (Pointer)	<code>LOD R1 R2</code>
Program Counter	RAM Address (Relative)	<code>LOD PC M2</code>
Program Counter	RAM Address (Literal)	<code>LOD PC 1</code>
Program Counter	Register (Pointer)	<code>LOD PC R2</code>



Loading directly into the program counter should be avoided if possible. This is because it may be hard to translate to some target CPUs which cannot access their program counter directly.

### Code Examples

```
LOD R3 3
```

This instruction copies the RAM value addressed by an immediate value of 3 and stores the result into register 3.

```
LOD R1 R1
```

This instruction copies the RAM value addressed by the value in register 1, then it stores the result into register 1.

## STR

### Full Name

Store

### Description

The STR instruction copies a value into the RAM at a specified address.

### Operands

STR requires 2 operands.

Destination	Source1	Example
RAM Address (Relative)	Register	<code>STR M2 R1</code>
RAM Address (Literal)	Register	<code>STR 1 R1</code>
Register (Pointer)	Register	<code>STR R1 R2</code>
RAM Address (Relative)	Immediate	<code>STR M2 5</code>
RAM Address (Literal)	Immediate	<code>STR 1 5</code>

Register (Pointer)	Immediate	STR R1 5
--------------------	-----------	----------

### Code Examples

**STR 3 R3**

This instruction copies the value in register 3 into the RAM value addressed by an immediate value of 3.

**STR R1 R1**

This instruction copies the value in register 1 into the RAM value addressed by the value in register 1.

## BGE

### Full Name

Branch if greater than or equal to

### Description

The BGE instruction branches to a specified address if one value is greater than or equal to another value.

**i** Note that this is unsigned.

### Operands

BGE requires 3 operands.

Destination	Source1	Source2	Example
Immediate	Register	Register	BGE .foo R2 R3
Immediate	Register	Immediate	BGE .foo R2 1
Immediate	Immediate	Register	BGE .foo 1 R3
Register	Register	Register	BGE R1 R2 R3
Register	Register	Immediate	BGE R1 R2 1
Register	Immediate	Register	BGE R1 1 R3

### Code Examples

**BGE .foo R1 5**

This instruction branches to the instruction pointed to by the label “foo” if the value in register 1 is greater than or equal to the immediate value of 5.

**BGE R1 5 R2**

This instruction branches to the instruction pointed to by the value in register 1 if the immediate value of 5 is greater than or equal to the value in register 2.

## NOR

### Full Name

Bitwise NOR

### Description

The NOR instruction does a bitwise NOR of two values, then it stores the result in a register.

### Operands

NOR requires 3 operands.

Destination	Source1	Source2	Example
Register	Register	Register	<code>NOR R1 R2 R3</code>
Register	Register	Immediate	<code>NOR R1 R2 1</code>
Register	Immediate	Register	<code>NOR R1 1 R3</code>

#### Code Examples

`NOR R3 3 R2`

This instruction does a bitwise NOR of the immediate value of 3 and the value in register 2 and stores the result into register 3.

`NOR R1 R1 R2`

This instruction does a bitwise NOR of the value in register 1 and the value in register 2, then it stores the result into register 1.

## SUB

#### Full Name

Subtract

#### Description

The SUB instruction subtracts one values from another, then it stores the result in a register.

#### Operands

SUB requires 3 operands.

Destination	Source1	Source2	Example
Register	Register	Register	<code>SUB R1 R2 R3</code>
Register	Register	Immediate	<code>SUB R1 R2 1</code>
Register	Immediate	Register	<code>SUB R1 1 R3</code>
Register	Immediate	Immediate	<code>SUB R1 1 2</code>

#### Code Examples

`SUB R3 3 5`

This instruction subtracts the immediate value of 3 from the immediate value of 5 and stores the result (-2 in 2's complement) into register 3.

**i** Negative numbers will use 2's complement. So, -2 on an 8 bit CPU would be the equivalent of 254.

`SUB R1 R1 R2`

This instruction subtracts the value in register 1 from the value in register 2, then it stores the result into register 1.

## JMP

#### Full Name

Jump

#### Description

The JMP instruction branches to a specified value.

### Operands

JMP requires 1 operand.

Destination	Example
Immediate	<code>JMP 5</code>
Register	<code>JMP R1</code>

### Code Examples

```
JMP .test
```

This instruction jumps to the instruction addressed by the label “test”.

```
JMP R1
```

This instruction jumps to the instruction addressed by the value in register 1.

## MOV

### Full Name

Move

### Description

The MOV instruction copies a value into a register.

### Operands

MOV requires 2 operands.

Destination	Source1	Example
Register	Register	<code>MOV R1 R2</code>
Register	Immediate	<code>MOV R1 .foo</code>

### Code Examples

```
MOV R1 R2
```

This instruction copies the value in register 2, then it stores it into register 1.

```
MOV R3 M5
```

This instruction copies the address of memory location 5 (as an immediate value) and stores it into register 3.

**i** Note that if a memory address is used in a location where an immediate would normally go, it is converted into an immediate value which points to the address of that memory location.

So, the M5 here is converted to the literal RAM address of memory location 5 in the Heap.

## NOP

### Full Name

No operation

### Description

The NOP instruction does nothing.

**i** NOP should never be used in the majority of URCL programs since there is no point to making the target CPU do nothing if every instruction is atomic.

Note that there are no read before write hazards in URCL and branching occurs instantly.

### Operands

NOP requires 0 operands.

### Code Examples

**NOP**

This instruction does nothing.

### IMM

#### Full Name

Immediate

#### Description

The IMM instruction copies an immediate value into a register.

#### Operands

IMM requires 2 operands.

Destination	Source1	Example
Register	Immediate	<b>IMM R1 6</b>

### Code Examples

**IMM R3 5**

This instruction copies the immediate value 5 and stores it into register 3.

**i** Since MOV also accepts immediates, MOV can always be used in place of IMM.  
But using IMM when loading immediates is preferred as it makes the code clearer to the reader.  
MOV allows immediates because this makes compiling to URCL a little easier.

### LSH

#### Full Name

Left shift

#### Description

The LSH instruction does a bitwise left shift of a value, then it stores the result in a register.

**i** The uppermost bit is shifted out and is lost in this instruction.  
So, if the uppermost bit is important then save it before left shifting.

**i** Note that this is non-cyclic.

#### Operands

LSH requires 2 operands.

Destination	Source1	Example
Register	Register	<b>LSH R1 R2</b>
Register	Immediate	<b>LSH R1 1</b>



### Code Examples

```
LSH R3 3
```

This instruction left shifts the immediate value of 3 and stores the result (6) into register 3.

```
LSH R1 R1
```

This instruction left shifts the value in register 1, then it stores the result into register 1.

## INC

### Full Name

Increment

### Description

The INC instruction adds 1 to a value then stores the result into a register.

### Operands

INC requires 2 operands.

Destination	Source1	Example
Register	Register	<pre>INC R1 R2</pre>
Register	Immediate	<pre>INC R1 .foo</pre>

### Code Examples

```
INC R1 R2
```

This instruction adds 1 to the value in register 2, then it stores it into register 1.

```
INC R3 .foo
```

This instruction adds 1 to the address of the label “foo” and stores it into register 3.

**i** Since the size of the instructions on the target CPU can be bigger than one word, adding 1 to a label which points at an instruction does not make that label point to the next instruction.

Labels should only be added to or subtracted from if that label points to DW values as these are guaranteed to occupy 1 word per value regardless of the target CPU.

## DEC

### Full Name

Decrement

### Description

The DEC instruction subtracts 1 from a value then stores the result into a register.

### Operands

DEC requires 2 operands.

Destination	Source1	Example
Register	Register	<pre>DEC R1 R2</pre>
Register	Immediate	<pre>DEC R1 .foo</pre>

### Code Examples

```
DEC R1 R2
```

This instruction subtracts 1 from the value in register 2, then it stores it into register 1.

**DEC R3 .foo**

This instruction subtracts 1 from the address of the label “foo” and stores it into register 3.

## NEG

### Full Name

Negate

### Description

The NEG instruction calculates the negation of the value, interpreted as 2's complement, then stores the result into a register.

### Operands

NEG requires 2 operands.

Destination	Source1	Example
Register	Register	<b>NEG R1 R2</b>
Register	Immediate	<b>NEG R1 5</b>

### Code Examples

**NEG R1 R2**

This instruction calculates the 2's complement of the value in register 2 and stores the result into register 1.

**NEG R3 5**

This instruction calculates the 2's complement of the immediate value 5 and stores the result (-5) into register 3.

## AND

### Full Name

Bitwise AND

### Description

The AND instruction does a bitwise AND of two values, then it stores the result in a register.

### Operands

AND requires 3 operands.

Destination	Source1	Source2	Example
Register	Register	Register	<b>AND R1 R2 R3</b>
Register	Register	Immediate	<b>AND R1 R2 1</b>
Register	Immediate	Register	<b>AND R1 1 R3</b>

### Code Examples

**AND R3 3 R2**

This instruction does a bitwise AND of the immediate value of 3 and the value in register 2 and stores the result into register 3.

**AND R1 R1 R2**

This instruction does a bitwise AND of the value in register 1 and the value in register 2, then it stores the result into register 1.

## OR

### Full Name

Bitwise OR

### Description

The OR instruction does a bitwise OR of two values, then it stores the result in a register.

### Operands

OR requires 3 operands.

Destination	Source1	Source2	Example
Register	Register	Register	<code>OR R1 R2 R3</code>
Register	Register	Immediate	<code>OR R1 R2 1</code>
Register	Immediate	Register	<code>OR R1 1 R3</code>

### Code Examples

```
OR R3 3 R2
```

This instruction does a bitwise OR of the immediate value of 3 and the value in register 2 and stores the result into register 3.

```
OR R1 R1 R2
```

This instruction does a bitwise OR of the value in register 1 and the value in register 2, then it stores the result into register 1.

## NOT

### Full Name

Bitwise NOT

### Description

The NOT instruction does a bitwise NOT of a value, then it stores the result in a register.

### Operands

NOT requires 2 operands.

Destination	Source1	Example
Register	Register	<code>NOT R1 R2</code>
Register	Immediate	<code>NOT R1 1</code>

### Code Examples

```
NOT R1 R1
```

This instruction does a bitwise NOT of the value in register 1, then it stores the result into register 1.

```
NOT R3 3
```

This instruction does a bitwise NOT of the immediate value of 3 and stores the result into register 3.



On an 8 bit CPU the result of NOT of 3 would be 252.

## XNOR

### Full Name

Bitwise XNOR

### Description

The XNOR instruction does a bitwise XNOR of two values, then it stores the result in a register.

### Operands

XNOR requires 3 operands.

Destination	Source1	Source2	Example
Register	Register	Register	<code>XNOR R1 R2 R3</code>
Register	Register	Immediate	<code>XNOR R1 R2 1</code>
Register	Immediate	Register	<code>XNOR R1 1 R3</code>

### Code Examples

```
XNOR R3 3 R2
```

This instruction does a bitwise XNOR of the immediate value 3 and the value in register 2 and stores the result into register 3.

```
XNOR R1 R1 R2
```

This instruction does a bitwise XNOR of the value in register 1 and the value in register 2, then it stores the result into register 1.

## XOR

### Full Name

Bitwise XOR

### Description

The XOR instruction does a bitwise XOR of two values, then it stores the result in a register.

### Operands

XOR requires 3 operands.

Destination	Source1	Source2	Example
Register	Register	Register	<code>XOR R1 R2 R3</code>
Register	Register	Immediate	<code>XOR R1 R2 1</code>
Register	Immediate	Register	<code>XOR R1 1 R3</code>

### Code Examples

```
XOR R3 3 R2
```

This instruction does a bitwise XOR of the immediate value 3 and the value in register 2 and stores the result into register 3.

```
XOR R1 R1 R2
```

This instruction does a bitwise XOR of the value in register 1 and the value in register 2, then it stores the result into register 1.

## NAND

### Full Name

Bitwise NAND

### Description

The NAND instruction does a bitwise NAND of two values, then it stores the result in a register.

### Operands

NAND requires 3 operands.

Destination	Source1	Source2	Example
Register	Register	Register	<code>NAND R1 R2 R3</code>
Register	Register	Immediate	<code>NAND R1 R2 1</code>
Register	Immediate	Register	<code>NAND R1 1 R3</code>

### Code Examples

```
NAND R3 3 R2
```

This instruction does a bitwise NAND of the immediate value of 3 and the value in register 2 and stores the result into register 3.

```
NAND R1 R1 R2
```

This instruction does a bitwise NAND of the value in register 1 and the value in register 2, then it stores the result into register 1.

## BRL

### Full Name

Branch if less than

### Description

The BRL instruction branches to a specified address if one value is less than another value.

**i** Note that this is unsigned.

### Operands

BRL requires 3 operands.

Destination	Source1	Source2	Example
Immediate	Register	Register	<code>BRL .foo R2 R3</code>
Immediate	Register	Immediate	<code>BRL .foo R2 1</code>
Immediate	Immediate	Register	<code>BRL .foo 1 R3</code>
Register	Register	Register	<code>BRL R1 R2 R3</code>
Register	Register	Immediate	<code>BRL R1 R2 1</code>
Register	Immediate	Register	<code>BRL R1 1 R3</code>

### Code Examples

```
BRL .foo R1 5
```

This instruction branches to the instruction pointed to by the label “foo” if the value in register 1 is less than the immediate value of 5.

**BRL R1 5 R2**

This instruction branches to the instruction pointed to by the value in register 1 if the immediate value of 5 is less than the value in register 2.

## BRG

### Full Name

Branch if greater than

### Description

The BRG instruction branches to a specified address if one value is less than another value.



Note that this is unsigned.

### Operands

BRG requires 3 operands.

Destination	Source1	Source2	Example
Immediate	Register	Register	<b>BRG .foo R2 R3</b>
Immediate	Register	Immediate	<b>BRG .foo R2 1</b>
Immediate	Immediate	Register	<b>BRG .foo 1 R3</b>
Register	Register	Register	<b>BRG R1 R2 R3</b>
Register	Register	Immediate	<b>BRG R1 R2 1</b>
Register	Immediate	Register	<b>BRG R1 1 R3</b>

### Code Examples

**BRG .foo R1 5**

This instruction branches to the instruction pointed to by the label “foo” if the value in register 1 is greater than the immediate value of 5.

**BRG R1 5 R2**

This instruction branches to the instruction pointed to by the value in register 1 if the immediate value of 5 is greater than the value in register 2.

## BRE

### Full Name

Branch if equal to

### Description

The BRE instruction branches to a specified address if one value is equal to another value.

### Operands

BRE requires 3 operands.

Destination	Source1	Source2	Example
Immediate	Register	Register	<b>BRE .foo R2 R3</b>

Immediate	Register	Immediate	<b>BRE .foo R2 1</b>
Immediate	Immediate	Register	<b>BRE .foo 1 R3</b>
Register	Register	Register	<b>BRE R1 R2 R3</b>
Register	Register	Immediate	<b>BRE R1 R2 1</b>
Register	Immediate	Register	<b>BRE R1 1 R3</b>

### Code Examples

**BRE .foo R1 5**

This instruction branches to the instruction pointed to by the label “foo” if the value in register 1 is equal to the immediate value of 5.

**BRE R1 5 R2**

This instruction branches to the instruction pointed to by the value in register 1 if the immediate value of 5 is equal to the value in register 2.

## BNE

### Full Name

Branch if not equal to

### Description

The BNE instruction branches to a specified address if one value is not equal to another value.

### Operands

BNE requires 3 operands.

Destination	Source1	Source2	Example
Immediate	Register	Register	<b>BNE .foo R2 R3</b>
Immediate	Register	Immediate	<b>BNE .foo R2 1</b>
Immediate	Immediate	Register	<b>BNE .foo 1 R3</b>
Register	Register	Register	<b>BNE R1 R2 R3</b>
Register	Register	Immediate	<b>BNE R1 R2 1</b>
Register	Immediate	Register	<b>BNE R1 1 R3</b>

### Code Examples

**BNE .foo R1 5**

This instruction branches to the instruction pointed to by the label “foo” if the value in register 1 is not equal to the immediate value of 5.

**BNE R1 5 R2**

This instruction branches to the instruction pointed to by the value in register 1 if the immediate value of 5 is not equal to the value in register 2.

## BOD

### Full Name

Branch if odd

### Description

The BOD instruction branches to a specified address if a value is odd.



A value is odd if the lowest bit is active.

### Operands

BOD requires 2 operands.

Destination	Source1	Example
Immediate	Register	<code>BOD .foo R2</code>
Register	Register	<code>BOD R1 R2</code>

### Code Examples

```
BOD .foo R1
```

This instruction branches to the instruction pointed to by the label “foo” if the value in register 1 is odd.

```
BOD R1 R2
```

This instruction branches to the instruction pointed to by the value in register 1 if the value in register 2 is odd.

## BEV

### Full Name

Branch if even

### Description

The BEV instruction branches to a specified address if a value is even.



A value is even if the lowest bit is not active.

### Operands

BEV requires 2 operands.

Destination	Source1	Example
Immediate	Register	<code>BEV .foo R2</code>
Register	Register	<code>BEV R1 R2</code>

### Code Examples

```
BEV .foo R1
```

This instruction branches to the instruction pointed to by the label “foo” if the value in register 1 is even.

```
BEV R1 R2
```

This instruction branches to the instruction pointed to by the value in register 1 if the value in register 2 is even.

## BLE

### Full Name

Branch if less than or equal to

### Description

The BLE instruction branches to a specified address if one value is less than or equal to another value.



Note that this is unsigned.



### Operands

BLE requires 3 operands.

Destination	Source1	Source2	Example
Immediate	Register	Register	<code>BLE .foo R2 R3</code>
Immediate	Register	Immediate	<code>BLE .foo R2 1</code>
Immediate	Immediate	Register	<code>BLE .foo 1 R3</code>
Register	Register	Register	<code>BLE R1 R2 R3</code>
Register	Register	Immediate	<code>BLE R1 R2 1</code>
Register	Immediate	Register	<code>BLE R1 1 R3</code>

### Code Examples

`BLE .foo R1 5`

This instruction branches to the instruction pointed to by the label “foo” if the value in register 1 is less than or equal to the immediate value of 5.

`BLE R1 5 R2`

This instruction branches to the instruction pointed to by the value in register 1 if the immediate value of 5 is less than or equal to the value in register 2.

## BRZ

### Full Name

Branch if zero

### Description

The BRZ instruction branches to a specified address if a value is equal to zero.

### Operands

BRZ requires 2 operands.

Destination	Source1	Example
Immediate	Register	<code>BRZ .foo R2</code>
Register	Register	<code>BRZ R1 R2</code>

### Code Examples

`BRZ .foo R1`

This instruction branches to the instruction pointed to by the label “foo” if the value in register 1 is equal to zero.

`BRZ R1 R2`

This instruction branches to the instruction pointed to by the value in register 1 if the value in register 2 is equal to zero.

## BNZ

### Full Name

Branch if not zero

### Description

The BNZ instruction branches to a specified address if a value is not equal to zero.

### Operands

BNZ requires 2 operands.

Destination	Source1	Example
Immediate	Register	<code>BNZ .foo R2</code>
Register	Register	<code>BNZ R1 R2</code>

### Code Examples

```
BNZ .foo R1
```

This instruction branches to the instruction pointed to by the label “foo” if the value in register 1 is not equal to zero.

```
BNZ R1 R2
```

This instruction branches to the instruction pointed to by the value in register 1 if the value in register 2 is not equal to zero.

## BRN

### Full Name

Branch if negative

### Description

The BRN instruction branches to a specified address if a value is negative.

**i** This is signed.

**i** A value is negative if the highest bit is active. (2's complement)

### Operands

BRN requires 2 operands.

Destination	Source1	Example
Immediate	Register	<code>BRN .foo R2</code>
Register	Register	<code>BRN R1 R2</code>

### Code Examples

```
BRN .foo R1
```

This instruction branches to the instruction pointed to by the label “foo” if the value in register 1 is negative.

```
BRN R1 R2
```

This instruction branches to the instruction pointed to by the value in register 1 if the value in register 2 is negative.

## BRP

### Full Name

Branch if positive

### Description

The BRP instruction branches to a specified address if a value is positive or zero.

**i** This is signed.

**i** A value is positive if the highest bit is not active. (2's complement)

### Operands

BRP requires 2 operands.

Destination	Source1	Example
Immediate	Register	<code>BRP .foo R2</code>
Register	Register	<code>BRP R1 R2</code>

### Code Examples

```
BRP .foo R1
```

This instruction branches to the instruction pointed to by the label “foo” if the value in register 1 is positive.

```
BRP R1 R2
```

This instruction branches to the instruction pointed to by the value in register 1 if the value in register 2 is positive.

## PSH

### Full Name

Push

### Description

The PSH instruction pushes a value onto the stack.



*Since the stack pointer points to the topmost filled value in the stack, the stack pointer is first decremented before writing to the location it points to. This happens automatically in the PSH instruction.*

### Operands

PSH requires 1 operand.

Source1	Example
Register	<code>PSH R1</code>
Immediate	<code>PSH 5</code>

### Code Examples

```
PSH R1
```

This instruction pushes the value in register 1 onto the stack.

```
PSH .test
```

This instruction pushes the address of the label “test” onto the stack.

## POP

### Full Name

Pop

### Description

The POP instruction pops a value from the stack into a register.



*Since the stack pointer points to the topmost filled value in the stack, the value at the location where the stack pointer points is first read before incrementing the stack pointer. This happens automatically in the POP instruction.*

### Operands

POP requires 1 operand.

Destination	Example
Register	POP R1

### Code Examples

#### POP R1

This instruction pops from the stack into register 1.

## CAL

### Full Name

Call

### Description

The CAL instruction pushes the address of the next instruction onto the stack then it branches to a specific address.

**i** This is used to branch to subroutines.

**i** The address pushed onto the stack is the return address.

### Operands

CAL requires 1 operand.

Source1	Example
Immediate	CAL .test
Register	CAL R1

### Code Examples

#### CAL .test

This instruction pushes the address of the next instruction onto the stack then it branches to the instruction pointed to by the label "test".

#### CAL R1

This instruction pushes the address of the next instruction onto the stack then it branches to the instruction pointed to by the value in register 1.

## RET

### Full Name

Return

### Description

The RET instruction pops a value from the stack then it branches to that value.

**i** The value at the top of the stack must be a valid address of an instruction for RET to work.

Otherwise, a "Non-Instruction Execution" fault may occur.

### Operands

RET requires 0 operands.

### Code Examples

#### RET

This instruction pops a value from the stack then it branches to that value.

## HLT

### Full Name

Halt

### Description

The HLT instruction halts execution.

- i** This marks the end of a program.
- i** Once halted, the target CPU will need to be manually reset to run again.

### Operands

HLT requires 0 operands.

### Code Examples

#### HLT

This instruction halts the target CPU.

## CPY

### Full Name

Copy

### Description

The CPY instruction copies a value from the RAM at a specified address into another RAM location at another specified address.

### Operands

CPY requires 2 operands.

Destination	Source1	Example
RAM Address (Relative)	RAM Address (Relative)	CPY M1 M2
RAM Address (Relative)	RAM Address (Literal)	CPY M1 1
RAM Address (Relative)	Register (Pointer)	CPY M1 R2
RAM Address (Literal)	RAM Address (Relative)	CPY 1 M2
RAM Address (Literal)	RAM Address (Literal)	CPY 1 1
RAM Address (Literal)	Register (Pointer)	CPY 1 R2
Register	RAM Address (Relative)	CPY R1 M2
Register	RAM Address (Literal)	CPY R1 1
Register	Register (Pointer)	CPY R1 R2

- i** This instruction should be used when moving values around in the RAM.
- This instruction allows for potentially shorter or faster translations than that of the equivalent LOD followed by a STR instruction.

### Code Examples

**CPY M3 3**

This instruction copies the RAM value addressed by an immediate value of 3 and stores the result into memory location 3.

**CPY R2 R1**

This instruction copies the RAM value addressed by the value in register 1, then stores it into the RAM value addressed by the value in register 2.

## BRC

### Full Name

Branch if carry

### Description

The BRC instruction branches to a specified address if one value added to another value activates the carry flag.

**i** Note that the results of the addition in this instruction are not kept.

### Operands

BRC requires 3 operands.

Destination	Source1	Source2	Example
Immediate	Register	Register	<b>BRC .foo R2 R3</b>
Immediate	Register	Immediate	<b>BRC .foo R2 1</b>
Immediate	Immediate	Register	<b>BRC .foo 1 R3</b>
Register	Register	Register	<b>BRC R1 R2 R3</b>
Register	Register	Immediate	<b>BRC R1 R2 1</b>
Register	Immediate	Register	<b>BRC R1 1 R3</b>

### Code Examples

**BRC .foo R1 5**

This instruction branches to the instruction pointed to by the label “foo” if the value in register 1 added to the immediate value of 5 activates the carry flag.

**BRC R1 5 R2**

This instruction branches to the instruction pointed to by the value in register 1 if the immediate value of 5 added to the value in register 2 activates the carry flag.

## BNC

### Full Name

Branch if no carry

### Description

The BNC instruction branches to a specified address if one value added to another value does not activate the carry flag.

**i** Note that the results of the addition in this instruction are not kept.

### Operands

BNC requires 3 operands.

Destination	Source1	Source2	Example
Immediate	Register	Register	<code>BNC .foo R2 R3</code>
Immediate	Register	Immediate	<code>BNC .foo R2 1</code>
Immediate	Immediate	Register	<code>BNC .foo 1 R3</code>
Register	Register	Register	<code>BNC R1 R2 R3</code>
Register	Register	Immediate	<code>BNC R1 R2 1</code>
Register	Immediate	Register	<code>BNC R1 1 R3</code>

### Code Examples

```
BNC .foo R1 5
```

This instruction branches to the instruction pointed to by the label “foo” if the value in register 1 added to the immediate value of 5 does not activate the carry flag.

```
BNC R1 5 R2
```

This instruction branches to the instruction pointed to by the value in register 1 if the immediate value of 5 added to the value in register 2 does not activate the carry flag.

## Complex Instructions

These are instructions which are typically more difficult to translate directly to a target CPU's assembly. These instructions can be translated into equivalent Basic and Core instructions if they cannot be directly translated.

There are 17 complex instructions.

### MLT

#### Full Name

Multiply

#### Description

The MLT instruction multiplies two values together, then it stores the result in a register.

### Operands

MLT requires 3 operands.

Destination	Source1	Source2	Example
Register	Register	Register	<code>MLT R1 R2 R3</code>
Register	Register	Immediate	<code>MLT R1 R2 1</code>
Register	Immediate	Register	<code>MLT R1 1 R3</code>

### Code Examples

```
MLT R3 3 R2
```

This instruction multiplies the immediate value of 3 with the value in register 2 and stores the result into register 3.

```
MLT R1 R1 R2
```

This instruction multiplies the value in register 1 with the value in register 2, then it stores the result into register 1.

## DIV

### Full Name

Division

### Description

The DIV instruction divides one value by another, then it stores the result in a register.

**i** This is integer division. So, the result is rounded down (towards zero) to the nearest integer.

**i** Note that this is unsigned.

### Operands

DIV requires 3 operands.

Destination	Source1	Source2	Example
Register	Register	Register	<code>DIV R1 R2 R3</code>
Register	Register	Immediate	<code>DIV R1 R2 1</code>
Register	Immediate	Register	<code>DIV R1 1 R3</code>

### Code Examples

```
DIV R3 5 R2
```

This instruction divides the immediate value of 5 by the value in register 2 and stores the result into register 3.

```
DIV R1 R1 R2
```

This instruction divides the value in register 1 by the value in register 2, then it stores the result into register 1.

## MOD

### Full Name

Modulus

### Description

The MOD instruction calculates the remainder left after one value is divided by another, then it stores the result in a register.

**i** This uses integer division. So, the dividend is rounded down (towards zero) to the nearest integer, leaving the remainder as the result.

**i** Note that this is unsigned.

### Operands

MOD requires 3 operands.

Destination	Source1	Source2	Example
Register	Register	Register	<code>MOD R1 R2 R3</code>
Register	Register	Immediate	<code>MOD R1 R2 1</code>
Register	Immediate	Register	<code>MOD R1 1 R3</code>



### Code Examples

```
MOD R3 5 R2
```

This instruction calculates the remainder left after the immediate value of 5 is divided by the value in register 2 and stores the result into register 3.

```
MOD R1 R1 R2
```

This instruction calculates the remainder left after the value in register 1 is divided by the value in register 2, then it stores the result into register 1.

## BSR

### Full Name

Barrel shift right

### Description

The BSR instruction does a specific number of bitwise right shifts of a value, then it stores the result in a register.

- i** Note that this is unsigned.
- i** The bits that are shifted out in this instruction are lost.  
So, if those bits are important, save them before shifting.
- i** Note that this is non-cyclic.

### Operands

BSR requires 3 operands.

Destination	Source1	Source2	Example
Register	Register	Register	<pre>BSR R1 R2 R3</pre>
Register	Register	Immediate	<pre>BSR R1 R2 1</pre>
Register	Immediate	Register	<pre>BSR R1 1 R3</pre>

### Code Examples

```
BSR R3 3 R2
```

This instruction right shifts the immediate value of 3 a number of times, this number is the value in register 2. Then it stores the result into register 3.

```
BSR R1 R1 R2
```

This instruction right shifts the value in register 1 a number of times, this number is the value in register 2. Then it stores the result into register 1.

## BSL

### Full Name

Barrel shift left

### Description

The BSL instruction does a specific number of bitwise left shifts of a value, then it stores the result in a register.

- i** The bits that are shifted out in this instruction are lost.  
So, if those bits are important, save them before shifting.

**i** Note that this is non-cyclic.

### Operands

BSL requires 3 operands.

Destination	Source1	Source2	Example
Register	Register	Register	<code>BSL R1 R2 R3</code>
Register	Register	Immediate	<code>BSL R1 R2 1</code>
Register	Immediate	Register	<code>BSL R1 1 R3</code>

### Code Examples

`BSL R3 3 R2`

This instruction left shifts the immediate value of 3 a number of times, this number is the value in register 2. Then it stores the result into register 3.

`BSL R1 R1 R2`

This instruction left shifts the value in register 1 a number of times, this number is the value in register 2. Then it stores the result into register 1.

## SRS

### Full Name

Signed right shift

### Description

The SRS instruction does a signed right shift of a value, then it stores the result in a register.

**i** Note that this is signed.

**i** The lowest bit is shifted out and is lost in this instruction.  
So, if the lowest bit is important, then save it before right shifting.

**i** The sign bit (uppermost bit) is extended in this instruction.

**i** Note that this is non-cyclic.

### Operands

SRS requires 2 operands.

Destination	Source1	Example
Register	Register	<code>SRS R1 R2</code>
Register	Immediate	<code>SRS R1 1</code>

### Code Examples

`SRS R1 R1`

This instruction does a signed right shift of the value in register 1, then it stores the result into register 1.

`SRS R3 3`

This instruction does a signed right shift of the immediate value of 3 and stores the result into register 3.

## BSS

### Full Name

Barrel shift right signed

### Description

The BSS instruction does a specific number of signed right shifts of a value, then it stores the result in a register.

**i** Note that this is signed.

**i** The bits that are shifted out in this instruction are lost.  
So, if those bits are important, save them before shifting.

**i** Note that this is non-cyclic.

### Operands

BSS requires 3 operands.

Destination	Source1	Source2	Example
Register	Register	Register	<code>BSS R1 R2 R3</code>
Register	Register	Immediate	<code>BSS R1 R2 1</code>
Register	Immediate	Register	<code>BSS R1 1 R3</code>

### Code Examples

```
BSS R3 3 R2
```

This instruction does a signed right shift of the immediate value of 3 a number of times, this number is the value in register 2. Then it stores the result into register 3.

```
BSS R1 R1 R2
```

This instruction does a signed right shift of the value in register 1 a number of times, this number is the value in register 2. Then it stores the result into register 1.

## SETE

### Full Name

Set if equal to

### Description

The SETE instruction sets a register to all 1's in binary if one value is equal to another value, otherwise it sets that register to 0.

**i** All 1's in binary on an 8 bit CPU is 255.

### Operands

SETE requires 3 operands.

Destination	Source1	Source2	Example
Register	Register	Register	<code>SETE R1 R2 R3</code>
Register	Register	Immediate	<code>SETE R1 R2 1</code>
Register	Immediate	Register	<code>SETE R1 1 R3</code>

### Code Examples

```
SETE R2 R1 5
```

This instruction will write all 1's into register 2 if the value in register 1 is equal to the immediate value of 5, otherwise it will write 0 into register 2.

```
SETE R1 R1 R2
```

This instruction will write all 1's into register 1 if the value in register 1 is equal to the value in register 2, otherwise it will write 0 into register 1.

## SETNE

### Full Name

Set if not equal to

### Description

The SETNE instruction sets a register to all 1's in binary if one value is not equal to another value, otherwise it sets that register to 0.

**i** All 1's in binary on an 8 bit CPU is 255.

### Operands

SETNE requires 3 operands.

Destination	Source1	Source2	Example
Register	Register	Register	<code>SETNE R1 R2 R3</code>
Register	Register	Immediate	<code>SETNE R1 R2 1</code>
Register	Immediate	Register	<code>SETNE R1 1 R3</code>

### Code Examples

```
SETNE R2 R1 5
```

This instruction will write all 1's into register 2 if the value in register 1 is not equal to the immediate value of 5, otherwise it will write 0 into register 2.

```
SETNE R1 R1 R2
```

This instruction will write all 1's into register 1 if the value in register 1 is not equal to the value in register 2, otherwise it will write 0 into register 1.

## SETG

### Full Name

Set if greater than

### Description

The SETG instruction sets a register to all 1's in binary if one value is greater than another value, otherwise it sets that register to 0.

**i** All 1's in binary on an 8 bit CPU is 255.

**i** Note that this is unsigned.

### Operands

SETG requires 3 operands.

Destination	Source1	Source2	Example
Register	Register	Register	<b>SETG R1 R2 R3</b>
Register	Register	Immediate	<b>SETG R1 R2 1</b>
Register	Immediate	Register	<b>SETG R1 1 R3</b>

### Code Examples

**SETG R2 R1 5**

This instruction will write all 1's into register 2 if the value in register 1 is greater than the immediate value of 5, otherwise it will write 0 into register 2.

**SETG R1 R1 R2**

This instruction will write all 1's into register 1 if the value in register 1 is greater than the value in register 2, otherwise it will write 0 into register 1.

## SETL

### Full Name

Set if less than

### Description

The SETL instruction sets a register to all 1's in binary if one value is less than another value, otherwise it sets that register to 0.



All 1's in binary on an 8 bit CPU is 255.



Note that this is unsigned.

### Operands

SETL requires 3 operands.

Destination	Source1	Source2	Example
Register	Register	Register	<b>SETL R1 R2 R3</b>
Register	Register	Immediate	<b>SETL R1 R2 1</b>
Register	Immediate	Register	<b>SETL R1 1 R3</b>

### Code Examples

**SETL R2 R1 5**

This instruction will write all 1's into register 2 if the value in register 1 is less than the immediate value of 5, otherwise it will write 0 into register 2.

**SETL R1 R1 R2**

This instruction will write all 1's into register 1 if the value in register 1 is less than the value in register 2, otherwise it will write 0 into register 1.

## SETGE

### Full Name

Set if greater than or equal to

### Description

The SETGE instruction sets a register to all 1's in binary if one value is greater than another value, otherwise it sets that register to 0.

**i** All 1's in binary on an 8 bit CPU is 255.

**i** Note that this is unsigned.

### Operands

SETGE requires 3 operands.

Destination	Source1	Source2	Example
Register	Register	Register	<code>SETGE R1 R2 R3</code>
Register	Register	Immediate	<code>SETGE R1 R2 1</code>
Register	Immediate	Register	<code>SETGE R1 1 R3</code>

### Code Examples

```
SETGE R2 R1 5
```

This instruction will write all 1's into register 2 if the value in register 1 is greater than or equal to the immediate value of 5, otherwise it will write 0 into register 2.

```
SETGE R1 R1 R2
```

This instruction will write all 1's into register 1 if the value in register 1 is greater than or equal to the value in register 2, otherwise it will write 0 into register 1.

## SETLE

### Full Name

Set if less than or equal to

### Description

The SETLE instruction sets a register to all 1's in binary if one value is greater than another value, otherwise it sets that register to 0.

**i** All 1's in binary on an 8 bit CPU is 255.

**i** Note that this is unsigned.

### Operands

SETLE requires 3 operands.

Destination	Source1	Source2	Example
Register	Register	Register	<code>SETLE R1 R2 R3</code>
Register	Register	Immediate	<code>SETLE R1 R2 1</code>
Register	Immediate	Register	<code>SETLE R1 1 R3</code>

### Code Examples

```
SETLE R2 R1 5
```

This instruction will write all 1's into register 2 if the value in register 1 is less than or equal to the immediate value of 5, otherwise it will write 0 into register 2.

## SETLE R1 R1 R2

This instruction will write all 1's into register 1 if the value in register 1 is less than or equal to the value in register 2, otherwise it will write 0 into register 1.

## SETC

### Full Name

Set if carry

### Description

The SETC instruction sets a register to all 1's in binary if one value added to another value activates the carry flag, otherwise it sets that register to 0.

**i** All 1's in binary on an 8 bit CPU is 255.

**i** Note that the result of the addition is not kept.

### Operands

SETC requires 3 operands.

Destination	Source1	Source2	Example
Register	Register	Register	SETC R1 R2 R3
Register	Register	Immediate	SETC R1 R2 1
Register	Immediate	Register	SETC R1 1 R3

### Code Examples

## SETC R2 R1 5

This instruction will write all 1's into register 2 if the value in register 1 added to the immediate value of 5 activates the carry flag, otherwise it will write 0 into register 2.

## SETC R1 R1 R2

This instruction will write all 1's into register 1 if the value in register 1 added to the value in register 2 activates the carry flag, otherwise it will write 0 into register 1.

## SETNC

### Full Name

Set if no carry

### Description

The SETNC instruction sets a register to all 1's in binary if one value added to another value does not activate the carry flag, otherwise it sets that register to 0.

**i** All 1's in binary on an 8 bit CPU is 255.

**i** Note that the result of the addition is not kept.

### Operands

SETNC requires 3 operands.

Destination	Source1	Source2	Example
Register	Register	Register	SETNC R1 R2 R3

Register	Register	Immediate	<b>SETNC R1 R2 1</b>
Register	Immediate	Register	<b>SETNC R1 1 R3</b>

### Code Examples

**SETNC R2 R1 5**

This instruction will write all 1's into register 2 if the value in register 1 added to the immediate value of 5 does not activate the carry flag, otherwise it will write 0 into register 2.

**SETNC R1 R1 R2**

This instruction will write all 1's into register 1 if the value in register 1 added to the value in register 2 does not activate the carry flag, otherwise it will write 0 into register 1.

## LLOD

### Full Name

List load

### Description

The LLOD instruction copies a value from the RAM at a specified address + offset into a register.

### Operands

LLOD requires 3 operands.

Destination	Source1 (Base)	Source2 (Offset)	Example
Register	Register	Register	<b>LLOD R1 R2 R3</b>
Register	Register	Immediate	<b>LLOD R1 R2 1</b>
Register	Immediate	Register	<b>LLOD R1 1 R3</b>
Register	Immediate	Immediate	<b>LLOD R1 .foo 2</b>

### Code Examples

**LLOD R3 .foo 5**

This instruction copies a value from the RAM at a specific address. This address is the address of the label "foo" added to the offset of an immediate value of 5. Then it stores the result into register 3.

**LLOD R1 R1 R2**

This instruction copies a value from the RAM at a specific address. This address is the value in register 1 added to the value in register 2. Then it stores the result into register 1.

## LSTR

### Full Name

List store

### Description

The LSTR instruction writes a value into the RAM at a specified address + offset.

### Operands

LSTR requires 3 operands.

Destination (Base)	Source1 (Offset)	Source2	Example
Register	Register	Register	<b>LSTR R1 R2 R3</b>



Register	Register	Immediate	<b>LSTR R1 R2 1</b>
Register	Immediate	Register	<b>LSTR R1 1 R3</b>
Register	Immediate	Immediate	<b>LSTR R1 1 2</b>
Immediate	Register	Register	<b>LSTR .foo R2 R3</b>
Immediate	Register	Immediate	<b>LSTR .foo R2 1</b>
Immediate	Immediate	Register	<b>LSTR .foo 2 R3</b>
Immediate	Immediate	Immediate	<b>LSTR .foo 2 1</b>

### Code Examples

**LSTR .foo 5 R3**

This instruction writes the value in register 3 into the RAM at a specific address. This address is the address of the label "foo" added to an immediate value of 5.

**LSTR R1 R2 R3**

This instruction writes the value in register 3 into the RAM at a specific address. This address is the value in register 1 added to the value in register 3.

## SDIV

### Full Name

Signed division

### Description

The SDIV instruction divides one signed value by another, then it stores the signed result in a register.



*This is integer division. So, the result is rounded towards zero (down if result is positive, up if the result is negative) to the nearest integer.*

### Operands

SDIV requires 3 operands.

Destination	Source1	Source2	Example
Register	Register	Register	<b>SDIV R1 R2 R3</b>
Register	Register	Immediate	<b>SDIV R1 R2 1</b>
Register	Immediate	Register	<b>SDIV R1 1 R3</b>

### Code Examples

**SDIV R3 -5 R2**

This instruction divides the immediate value of -5 by the value in register 2 and stores the result into register 3.

**SDIV R1 R1 R2**

This instruction divides the value in register 1 by the value in register 2, then it stores the result into register 1.

## SBRL

### Full Name

Signed branch if less than

### Description

The SBRL instruction branches to a specified address if one signed value is less than another value.

### Operands

SBRL requires 3 operands.

Destination	Source1	Source2	Example
Immediate	Register	Register	<code>SBRL .foo R2 R3</code>
Immediate	Register	Immediate	<code>SBRL .foo R2 1</code>
Immediate	Immediate	Register	<code>SBRL .foo 1 R3</code>
Register	Register	Register	<code>SBRL R1 R2 R3</code>
Register	Register	Immediate	<code>SBRL R1 R2 1</code>
Register	Immediate	Register	<code>SBRL R1 1 R3</code>

### Code Examples

```
SBRL .foo R1 -5
```

This instruction branches to the instruction pointed to by the label “foo” if the value in register 1 is less than the immediate value of -5.

```
SBRL R1 5 R2
```

This instruction branches to the instruction pointed to by the value in register 1 if the immediate value of 5 is less than the value in register 2.

## SBRG

### Full Name

Signed branch if greater than

### Description

The SBRG instruction branches to a specified address if one value is less than another value.

### Operands

SBRG requires 3 operands.

Destination	Source1	Source2	Example
Immediate	Register	Register	<code>SBRG .foo R2 R3</code>
Immediate	Register	Immediate	<code>SBRG .foo R2 1</code>
Immediate	Immediate	Register	<code>SBRG .foo 1 R3</code>
Register	Register	Register	<code>SBRG R1 R2 R3</code>
Register	Register	Immediate	<code>SBRG R1 R2 1</code>
Register	Immediate	Register	<code>SBRG R1 1 R3</code>

### Code Examples

```
SBRG .foo R1 -5
```

This instruction branches to the instruction pointed to by the label “foo” if the value in register 1 is greater than the immediate value of -5.

**SBRG R1 5 R2**

This instruction branches to the instruction pointed to by the value in register 1 if the immediate value of 5 is greater than the value in register 2.

## SBLE

### Full Name

Signed branch if less than or equal to

### Description

The SBLE instruction branches to a specified address if one signed value is less than or equal to another value.

### Operands

SBLE requires 3 operands.

Destination	Source1	Source2	Example
Immediate	Register	Register	<b>SBLE .foo R2 R3</b>
Immediate	Register	Immediate	<b>SBLE .foo R2 1</b>
Immediate	Immediate	Register	<b>SBLE .foo 1 R3</b>
Register	Register	Register	<b>SBLE R1 R2 R3</b>
Register	Register	Immediate	<b>SBLE R1 R2 1</b>
Register	Immediate	Register	<b>SBLE R1 1 R3</b>

### Code Examples

**SBLE .foo R1 -5**

This instruction branches to the instruction pointed to by the label “foo” if the value in register 1 is less than or equal to the immediate value of -5.

**SBLE R1 5 R2**

This instruction branches to the instruction pointed to by the value in register 1 if the immediate value of 5 is less than or equal to the value in register 2.

## SBGE

### Full Name

Signed branch if greater than or equal to

### Description

The SBGE instruction branches to a specified address if one value is greater than or equal to another value.

### Operands

BGE requires 3 operands.

Destination	Source1	Source2	Example
Immediate	Register	Register	<b>SBGE .foo R2 R3</b>
Immediate	Register	Immediate	<b>SBGE .foo R2 1</b>
Immediate	Immediate	Register	<b>SBGE .foo 1 R3</b>

Register	Register	Register	<b>SBGE R1 R2 R3</b>
Register	Register	Immediate	<b>SBGE R1 R2 1</b>
Register	Immediate	Register	<b>SBGE R1 1 R3</b>

### Code Examples

**SBGE .foo R1 -5**

This instruction branches to the instruction pointed to by the label “foo” if the value in register 1 is greater than or equal to the immediate value of -5.

**SBGE R1 5 R2**

This instruction branches to the instruction pointed to by the value in register 1 if the immediate value of 5 is greater than or equal to the value in register 2.

## SSETL

### Full Name

Signed set if less than

### Description

The SSETL instruction sets a register to all 1's in binary if one signed value is less than another value, otherwise it sets that register to 0.



All 1's in binary on an 8 bit CPU is 255.

### Operands

SSETL requires 3 operands.

Destination	Source1	Source2	Example
Register	Register	Register	<b>SSETL R1 R2 R3</b>
Register	Register	Immediate	<b>SSETL R1 R2 1</b>
Register	Immediate	Register	<b>SSETL R1 1 R3</b>

### Code Examples

**SSETL R2 R1 5**

This instruction will write all 1's into register 2 if the value in register 1 is less than the immediate value of 5, otherwise it will write 0 into register 2.

**SSETL R1 R1 R2**

This instruction will write all 1's into register 1 if the value in register 1 is less than the value in register 2, otherwise it will write 0 into register 1.

## SSETG

### Full Name

Signed set if greater than

### Description

The SSETG instruction sets a register to all 1's in binary if one signed value is greater than another value, otherwise it sets that register to 0.



All 1's in binary on an 8 bit CPU is 255.

### Operands

SETG requires 3 operands.

Destination	Source1	Source2	Example
Register	Register	Register	<code>SSETG R1 R2 R3</code>
Register	Register	Immediate	<code>SSETG R1 R2 1</code>
Register	Immediate	Register	<code>SSETG R1 1 R3</code>

### Code Examples

```
SSETG R2 R1 5
```

This instruction will write all 1's into register 2 if the value in register 1 is greater than the immediate value of 5, otherwise it will write 0 into register 2.

```
SSETG R1 R1 R2
```

This instruction will write all 1's into register 1 if the value in register 1 is greater than the value in register 2, otherwise it will write 0 into register 1.

## SSETLE

### Full Name

Signed set if less than or equal to

### Description

The SSETLE instruction sets a register to all 1's in binary if one signed value is greater than another value, otherwise it sets that register to 0.

**i** All 1's in binary on an 8 bit CPU is 255.

### Operands

SSETLE requires 3 operands.

Destination	Source1	Source2	Example
Register	Register	Register	<code>SSETLE R1 R2 R3</code>
Register	Register	Immediate	<code>SSETLE R1 R2 1</code>
Register	Immediate	Register	<code>SSETLE R1 1 R3</code>

### Code Examples

```
SSETLE R2 R1 5
```

This instruction will write all 1's into register 2 if the value in register 1 is less than or equal to the immediate value of 5, otherwise it will write 0 into register 2.

```
SSETLE R1 R1 R2
```

This instruction will write all 1's into register 1 if the value in register 1 is less than or equal to the value in register 2, otherwise it will write 0 into register 1.

## SSETGE

### Full Name

Signed set if greater than or equal to

### Description

The SSETGE instruction sets a register to all 1's in binary if one value is greater than another value, otherwise it sets that register to 0.

**i** All 1's in binary on an 8 bit CPU is 255.

### Operands

SETGE requires 3 operands.

Destination	Source1	Source2	Example
Register	Register	Register	<b>SSETGE R1 R2 R3</b>
Register	Register	Immediate	<b>SSETGE R1 R2 1</b>
Register	Immediate	Register	<b>SSETGE R1 1 R3</b>

### Code Examples

**SSETGE R2 R1 5**

This instruction will write all 1's into register 2 if the value in register 1 is greater than or equal to the immediate value of 5, otherwise it will write 0 into register 2.

**SSETGE R1 R1 R2**

This instruction will write all 1's into register 1 if the value in register 1 is greater than or equal to the value in register 2, otherwise it will write 0 into register 1.

## ABS

### Full Name

Absolute value

### Description

The ABS instruction calculates the twos complement of a value if that value is negative (defined by the topmost bit being active), or if the value is positive then it returns that value. The result is then stored into a register.

### Operands

NEG requires 2 operands.

Destination	Source1	Example
Register	Register	<b>ABS R1 R2</b>
Register	Immediate	<b>ABS R1 -5</b>

### Code Examples

**ABS R1 R2**

This instruction calculates the absolute value of the number in register 2 and stores the result into register 1.

**ABS R3 -5**

This instruction calculates the absolute value of the immediate value -5 and stores the result (5) into register 3.

## I/O Instructions

These instructions cannot be translated into other instructions and must be directly translated in order to be ran on the target CPU.

There are 2 I/O instructions.

## IN

### Full Name

In

### Description

The IN instruction reads the value on a particular port and writes it into a register.

- i** Specific ports are defined in the Ports section.
- i** Note that ports can also be made up and do not have to follow the official documentation.  
In this case the programmer should define what is meant by each port if it is not obvious. A simple comment in the code is usually fine.

### Operands

IN requires 2 operands.

Destination	Source1	Example
Register	Port	<code>IN R1 %RNG</code>

### Code Examples

```
IN R1 %RNG
```

This instruction reads from the port “RNG” (which is defined in the port documentation as a random number generator) and the result is written into register 1.

```
IN R2 %7SEG
```

This instruction reads from the port “7SEG” (which is **not** defined in the port documentation so it should be defined somewhere by the programmer), and the result is written into register 2.

## OUT

### Full Name

Out

### Description

The OUT instruction reads a value and outputs the result into a specific port.

- i** Specific ports are defined in the Ports section.
- i** Note that ports can also be made up and do not have to follow the official documentation.  
In this case the programmer should define what is meant by each port if it is not obvious. A simple comment in the code is usually fine.

### Operands

OUT requires 2 operands.

Destination	Source1	Example
Port	Register	<code>OUT %RNG R1</code>
Port	Immediate	<code>OUT %RNG 5</code>

### Code Examples

```
OUT %RNG R1
```

This instruction reads the value in register 1 and writes it into the port “RNG” (which is defined in the port documentation as a random number generator).

**OUT %7SEG 5**

This instruction takes the immediate value 5 and writes it into port “7SEG” (which is **not** defined in the port documentation so it should be defined somewhere by the programmer).

## INSTRUCTION TRANSLATIONS

All Basic instructions can be translated into Core instructions and all Complex instructions can be translated into Basic and Core instructions.

This section covers the translations for each instruction.

- i** In this section “<A>” refers to the first operand, “<B>” refers to the second operand and “<C>” refers to the third operand.
- i** There are multiple translations for different operands. Each with specific conditions where that translation is valid. So, of the translations where the conditions are met, the shortest translation should be used.
- i** All relative values must be converted into labels before translating. This is to prevent relative values from being broken as the translations are usually longer than one instruction.
- i** Beware that most of the Basic translations require temporary registers. Ensure the target CPU has enough temporary registers available before converting.

### Basic Instruction Translations

#### ADD

Operand 1 <A>	Operand 2 <B>	Operand 3 <C>	Condition	Translation
Register	Register	Register	Any	None
Register	Register	Immediate	A temporary register is required	IMM <tempREG> <C> ADD <A> <B> <tempREG>
Register	Immediate	Register	A temporary register is required	IMM <tempREG> <B> ADD <A> <tempREG> <C>
Register	Immediate	Immediate	Two temporary registers are required	IMM <tempREG1> <B> IMM <tempREG2> <C> ADD <A> <tempREG1> <tempREG2>

#### RSH

Operand 1 <A>	Operand 2 <B>	Condition	Translation
Register	Register	Any	None



Register	Immediate	A temporary register is required	<pre>IMM &lt;tempREG&gt; &lt;B&gt; RSH &lt;A&gt; &lt;tempREG&gt;</pre>
----------	-----------	----------------------------------	--

## LOD

Operand 1 <A>	Operand 2 <B>	Condition	Translation
Register	Register	Any	None
Register	Immediate	A temporary register is required	<pre>IMM &lt;tempREG&gt; &lt;B&gt; LOD &lt;A&gt; &lt;tempREG&gt;</pre>
PC	Register	A temporary register is required	<pre>LOD &lt;tempREG&gt; &lt;B&gt; JMP &lt;tempREG&gt;</pre>
PC	Immediate	A temporary register is required	<pre>LOD &lt;tempREG&gt; &lt;B&gt; JMP &lt;tempREG&gt;</pre>

## STR

Operand 1 <A>	Operand 2 <B>	Condition	Translation
Register	Register	Any	None
Register	Immediate	A temporary register is required	<pre>IMM &lt;tempREG&gt; &lt;A&gt; STR &lt;tempREG&gt; &lt;B&gt;</pre>
Immediate	Register	A temporary register is required	<pre>IMM &lt;tempREG&gt; &lt;B&gt; STR &lt;A&gt; &lt;tempREG&gt;</pre>
Immediate	Immediate	Two temporary registers are required	<pre>IMM &lt;tempREG1&gt; &lt;A&gt; IMM &lt;tempREG2&gt; &lt;B&gt; STR &lt;tempREG1&gt; &lt;tempREG2&gt;</pre>

## BGE

Operand 1 <A>	Operand 2 <B>	Operand 3 <C>	Condition	Translation
Register	Register	Register	Any	None
Register	Register	Immediate	A temporary register is required	<pre>IMM &lt;tempREG&gt; &lt;C&gt; BGE &lt;A&gt; &lt;B&gt; &lt;tempREG&gt;</pre>
Register	Immediate	Register	A temporary register is required	<pre>IMM &lt;tempREG&gt; &lt;B&gt; BGE &lt;A&gt; &lt;tempREG&gt; &lt;C&gt;</pre>
Immediate	Register	Register	A temporary register is required	<pre>IMM &lt;tempREG&gt; &lt;A&gt; BGE &lt;tempREG&gt; &lt;B&gt; &lt;C&gt;</pre>

Immediate	Register	Immediate	Two temporary registers are required	<pre> IMM &lt;tempREG1&gt; &lt;A&gt; IMM &lt;tempREG2&gt; &lt;C&gt; BGE &lt;tempREG1&gt; &lt;B&gt; &lt;tempREG2&gt; </pre>
Immediate	Immediate	Register	Two temporary registers are required	<pre> IMM &lt;tempREG1&gt; &lt;A&gt; IMM &lt;tempREG2&gt; &lt;B&gt; BGE &lt;tempREG1&gt; &lt;tempREG2&gt; &lt;C&gt; </pre>

## NOR

Operand 1 <A>	Operand 2 <B>	Operand 3 <C>	Condition	Translation
Register	Register	Register	Any	None
Register	Register	Immediate	A temporary register is required	<pre> IMM &lt;tempREG&gt; &lt;C&gt; NOR &lt;A&gt; &lt;B&gt; &lt;tempREG&gt; </pre>
Register	Immediate	Register	A temporary register is required	<pre> IMM &lt;tempREG&gt; &lt;B&gt; NOR &lt;A&gt; &lt;tempREG&gt; &lt;C&gt; </pre>

## SUB

**i** If the Operand types are not specified, then the translation applies to all possible combinations of operand types.

Condition	Translation
<B> is the same as <C>	<pre> MOV &lt;A&gt; R0 </pre>
<A> is different to <B>	<pre> NOT &lt;A&gt; &lt;C&gt; ADD &lt;A&gt; &lt;A&gt; &lt;B&gt; INC &lt;A&gt; &lt;A&gt; </pre>
<A> is different to <C> and <C> is a register	<pre> NOT &lt;C&gt; &lt;C&gt; ADD &lt;A&gt; &lt;B&gt; &lt;C&gt; INC &lt;A&gt; &lt;A&gt; NOT &lt;C&gt; &lt;C&gt; </pre>
<A> is not R1	<pre> PSH R1 NOT R1 &lt;C&gt; ADD &lt;A&gt; &lt;B&gt; R1 INC &lt;A&gt; &lt;A&gt; POP R1 </pre>
<A> is not R2	<pre> PSH R2 NOT R1 &lt;C&gt; ADD &lt;A&gt; &lt;B&gt; R1 INC &lt;A&gt; &lt;A&gt; POP R2 </pre>

### **JMP**

Condition	Translation
Any	<code>BGE &lt;A&gt; R0 R0</code>

### **MOV**

Condition	Translation
Any	<code>ADD &lt;A&gt; &lt;B&gt; R0</code>

### **NOP**

Condition	Translation
Any	<code>MOV R0 R0</code>

### **IMM**

Condition	Translation
Any	<code>ADD &lt;A&gt; &lt;B&gt; R0</code>

### **LSH**

Condition	Translation
Any	<code>ADD &lt;A&gt; &lt;B&gt; &lt;B&gt;</code>

### **INC**

Condition	Translation
Any	<code>ADD &lt;A&gt; &lt;B&gt; 1</code>

### **DEC**

Condition	Translation
X is equal to an immediate value which has all its bits active. (255 in 8 bit)	<code>ADD &lt;A&gt; &lt;B&gt; X</code>



*Some of the translations include instructions that are in the same category as the original instruction.*

*If this is the case, then the code will need further translation if the goal is to lower the tier of instructions.*

### **NEG**

Condition	Translation
Any	<code>NOT &lt;A&gt; &lt;B&gt;</code> <code>INC &lt;A&gt; &lt;A&gt;</code>

## AND

Condition	Translation
<B> is the same as <C>	<pre>MOV &lt;C&gt; &lt;A&gt;</pre>
<A> is different to <C> and <C> is a register	<pre>NOT &lt;A&gt; &lt;B&gt; NOT &lt;C&gt; &lt;C&gt; NOR &lt;A&gt; &lt;A&gt; &lt;C&gt; NOT &lt;C&gt; &lt;C&gt;</pre>
<A> is different to <B> and <B> is a register	<pre>NOT &lt;B&gt; &lt;B&gt; NOT &lt;A&gt; &lt;C&gt; NOR &lt;A&gt; &lt;A&gt; &lt;B&gt; NOT &lt;B&gt; &lt;B&gt;</pre>
<A> is different to R1 or R2	<pre>PSH R1 PSH R2 NOT R1 &lt;B&gt; NOT R2 &lt;C&gt; NOR &lt;A&gt; R1 R2 POP R2 POP R1</pre>
<A> is different to R3 or R4	<pre>PSH R3 PSH R4 NOT R3 &lt;B&gt; NOT R4 &lt;C&gt; NOR &lt;A&gt; R3 R4 POP R4 POP R3</pre>

## OR

Condition	Translation
Any	<pre>NOR &lt;A&gt; &lt;B&gt; &lt;C&gt; NOT &lt;A&gt; &lt;A&gt;</pre>

## NOT

Condition	Translation
Any	<pre>NOR &lt;A&gt; &lt;B&gt; R0</pre>

## XNOR

Condition	Translation
<B> is the same as <C> and X is equal to an immediate value which has all its bits active. (255 in 8 bit)	<pre>IMM &lt;A&gt; X</pre>

<A> is different to R1	<pre> AND &lt;A&gt; &lt;B&gt; &lt;C&gt; PSH R1 NOR R1 &lt;B&gt; &lt;C&gt; NOR &lt;A&gt; &lt;A&gt; R1 POP R1 NOT &lt;A&gt; &lt;A&gt; </pre>
<A> is different to R2	<pre> AND &lt;A&gt; &lt;B&gt; &lt;C&gt; PSH R2 NOR R1 &lt;B&gt; &lt;C&gt; NOR &lt;A&gt; &lt;A&gt; R2 POP R2 NOT &lt;A&gt; &lt;A&gt; </pre>

## XOR

Condition	Translation
<B> is the same as <C>	<pre> MOV &lt;A&gt; R0 </pre>
<A> is different to R1	<pre> AND &lt;A&gt; &lt;B&gt; &lt;C&gt; PSH R1 NOR R1 &lt;B&gt; &lt;C&gt; NOR &lt;A&gt; &lt;A&gt; R1 POP R1 </pre>
<A> is different to R2	<pre> AND &lt;A&gt; &lt;B&gt; &lt;C&gt; PSH R2 NOR R1 &lt;B&gt; &lt;C&gt; NOR &lt;A&gt; &lt;A&gt; R2 POP R2 </pre>

## NAND

Condition	Translation
<B> is the same as <C>	<pre> NOT &lt;A&gt; &lt;B&gt; </pre>
<A> is different to <C> and <C> is a register	<pre> NOT &lt;A&gt; &lt;B&gt; NOT &lt;C&gt; &lt;C&gt; NOR &lt;A&gt; &lt;A&gt; &lt;C&gt; NOT &lt;C&gt; &lt;C&gt; NOT &lt;A&gt; &lt;A&gt; </pre>
<A> is different to <B> and <B> is a register	<pre> NOT &lt;B&gt; &lt;B&gt; NOT &lt;A&gt; &lt;C&gt; NOR &lt;A&gt; &lt;A&gt; &lt;B&gt; NOT &lt;B&gt; &lt;B&gt; NOT &lt;A&gt; &lt;A&gt; </pre>
<A> is different to R1	<pre> PSH R1 NOT R1 &lt;B&gt; </pre>

	<pre> NOT &lt;A&gt; &lt;C&gt; NOR &lt;A&gt; &lt;A&gt; R1 POP R1 NOT &lt;A&gt; &lt;A&gt; </pre>
<A> is different to R2	<pre> PSH R2 NOT R1 &lt;B&gt; NOT &lt;A&gt; &lt;C&gt; NOR &lt;A&gt; &lt;A&gt; R2 POP R2 NOT &lt;A&gt; &lt;A&gt; </pre>

### **BRL**

Condition	Translation
Any	<pre> BGE ~+2 &lt;B&gt; &lt;C&gt; JMP &lt;A&gt; </pre>

### **BRG**

Condition	Translation
Any	<pre> BGE ~+2 &lt;C&gt; &lt;B&gt; JMP &lt;A&gt; </pre>

### **BRE**

Condition	Translation
Any	<pre> BGE ~+2 &lt;B&gt; &lt;C&gt; JMP ~+4 BGE ~+2 &lt;C&gt; &lt;B&gt; JMP ~+2 JMP &lt;A&gt; </pre>

### **BNE**

Condition	Translation
Any	<pre> BGE ~+2 &lt;B&gt; &lt;C&gt; JMP +2 BGE ~+2 &lt;C&gt; &lt;B&gt; JMP &lt;A&gt; </pre>

### **BOD**

Condition	Translation
Any	<pre> PSH R1 AND R1 &lt;B&gt; 1 BGE ~+2 R1 1 JMP ~+3 </pre>

	POP R1 JMP <A>
--	-------------------

### BEV

Condition	Translation
Any	PSH R1 AND R1 <B> 1 BGE ~+2 R1 1 JMP <A> POP R1

### BLE

Condition	Translation
Any	BGE <A> <C> <B>

### BRZ

Condition	Translation
Any	BGE ~+2 <B> 1 JMP <A>

### BNZ

Condition	Translation
Any	BGE <A> <B> 1

### BRN

Condition	Translation
X is equal to an immediate value which has only the uppermost bit active. (128 in 8 bit)	BGE <A> <B> X

### BRP

Condition	Translation
X is equal to an immediate value which has only the uppermost bit active. (128 in 8 bit)	BGE ~+2 <B> X JMP <A>

### PSH

Condition	Translation
Any	DEC SP SP STR SP <A>

### POP

Condition	Translation
Any	<pre>LOD &lt;A&gt; SP INC SP SP</pre>

### CAL

Condition	Translation
Any	<pre>PSH ~+2 JMP &lt;A&gt;</pre>

### RET

Condition	Translation
A temporary register is required	<pre>POP &lt;tempREG&gt; JMP &lt;tempREG&gt;</pre>
A temporary RAM location is required	<pre>PSH R1 INC SP SP LOD R1 SP STR &lt;tempRAM&gt; R1 DEC SP SP POP R1 INC SP SP LOD PC &lt;tempRAM&gt;</pre>
Program must be support DW values	<pre>PSH R1 INC SP SP LOD R1 SP STR ~+5 R1 DEC SP SP POP R1 INC SP SP LOD PC ~+1 DW 0</pre>

### HLT

Condition	Translation
Any	<pre>JMP ~+0</pre>

### CPY

Condition	Translation
A temporary register is required	<pre>LOD &lt;tempREG&gt; &lt;B&gt; STR &lt;A&gt; &lt;tempREG&gt;</pre>



<A> is different to R1	<pre> PSH R1 LOD R1 &lt;B&gt; STR &lt;A&gt; R1 POP R1 </pre>
<A> is different to R2	<pre> PSH R2 LOD R2 &lt;B&gt; STR &lt;A&gt; R2 POP R2 </pre>

## BRC

Condition	Translation
A temporary register is required	<pre> ADD &lt;tempREG&gt; &lt;B&gt; &lt;C&gt; BRL &lt;A&gt; &lt;tempREG&gt; &lt;B&gt; BRL &lt;A&gt; &lt;tempREG&gt; &lt;C&gt; </pre>
A temporary RAM location is required and <A> is different to R1 and <B> is different to R1 and <C> is different to R1	<pre> PSH R1 ADD R1 &lt;B&gt; &lt;C&gt; STR &lt;tempRAM&gt; &lt;A&gt; BRL ~+3 R1 &lt;B&gt; BRL ~+2 R1 &lt;C&gt; STR &lt;tempRAM&gt; ~+3 POP R1 LOD PC &lt;tempRAM&gt; </pre>
A temporary RAM location is required and <A> is different to R2 and <B> is different to R2 and <C> is different to R2	<pre> PSH R2 ADD R2 &lt;B&gt; &lt;C&gt; STR &lt;tempRAM&gt; &lt;A&gt; BRL ~+3 R2 &lt;B&gt; BRL ~+2 R2 &lt;C&gt; STR &lt;tempRAM&gt; ~+3 POP R2 LOD PC &lt;tempRAM&gt; </pre>
A temporary RAM location is required and <A> is different to R3 and <B> is different to R3 and <C> is different to R3	<pre> PSH R3 ADD R3 &lt;B&gt; &lt;C&gt; STR &lt;tempRAM&gt; &lt;A&gt; BRL ~+3 R3 &lt;B&gt; BRL ~+2 R3 &lt;C&gt; STR &lt;tempRAM&gt; ~+3 POP R3 LOD PC &lt;tempRAM&gt; </pre>
A temporary RAM location is required and <A> is different to R4 and <B> is different to R4 and <C> is different to R4	<pre> PSH R4 ADD R4 &lt;B&gt; &lt;C&gt; STR &lt;tempRAM&gt; &lt;A&gt; BRL ~+3 R4 &lt;B&gt; BRL ~+2 R4 &lt;C&gt; STR &lt;tempRAM&gt; ~+3 </pre>

	POP R4 LOD PC <tempRAM>
--	----------------------------

## BNC

Condition	Translation
A temporary register is required	LOD <tempREG> <B> STR <A> <tempREG>
A temporary RAM location is required and <A> is different to R1 and <B> is different to R1 and <C> is different to R1	PSH R1 ADD R1 <B> <C> STR <tempRAM> ~+6 BRL ~+3 R1 <B> BRL ~+2 R1 <C> STR <tempRAM> <A> POP R1 LOD PC <tempRAM>
A temporary RAM location is required and <A> is different to R2 and <B> is different to R2 and <C> is different to R2	PSH R2 ADD R2 <B> <C> STR <tempRAM> ~+6 BRL ~+3 R2 <B> BRL ~+2 R2 <C> STR <tempRAM> <A> POP R2 LOD PC <tempRAM>
A temporary RAM location is required and <A> is different to R3 and <B> is different to R3 and <C> is different to R3	PSH R3 ADD R3 <B> <C> STR <tempRAM> ~+6 BRL ~+3 R3 <B> BRL ~+2 R3 <C> STR <tempRAM> <A> POP R3 LOD PC <tempRAM>
A temporary RAM location is required and <A> is different to R4 and <B> is different to R4 and <C> is different to R4	PSH R4 ADD R4 <B> <C> STR <tempRAM> ~+6 BRL ~+3 R4 <B> BRL ~+2 R4 <C> STR <tempRAM> <A> POP R4 LOD PC <tempRAM>

## Complex Instruction Translations

### MLT

Condition	Extra Information	Translation
<p>&lt;A&gt; is different to R1 and &lt;A&gt; is different to R2</p>	Shift and Add	<pre> PSH R1 PSH R2 MOV R1 &lt;B&gt; MOV R2 &lt;C&gt; MOV &lt;A&gt; R0 BEV ~+2 R2 ADD &lt;A&gt; &lt;A&gt; R1 RSH R2 R2 LSH R1 R1 BNZ ~-4 R2 POP R2 POP R1 </pre>
<p>&lt;A&gt; is different to R3 and &lt;A&gt; is different to R4</p>	Shift and Add	<pre> PSH R3 PSH R4 MOV R3 &lt;B&gt; MOV R4 &lt;C&gt; MOV &lt;A&gt; R0 BEV ~+2 R4 ADD &lt;A&gt; &lt;A&gt; R3 RSH R4 R4 LSH R3 R3 BNZ ~-4 R4 POP R4 POP R3 </pre>
<p>&lt;A&gt; is different to R1 and &lt;A&gt; is different to R2</p>	Repeated Addition	<pre> PSH R1 PSH R2 MOV R1 &lt;C&gt; MOV R2 &lt;B&gt; MOV &lt;A&gt; R0 BRZ ~+4 &lt;C&gt; DEC R1 R1 ADD &lt;A&gt; &lt;A&gt; R2 BNZ ~-2 R1 POP R2 POP R1 </pre>
<p>&lt;A&gt; is different to R3 and &lt;A&gt; is different to R4</p>	Repeated Addition	<pre> PSH R3 PSH R4 MOV R3 &lt;C&gt; MOV R4 &lt;B&gt; MOV &lt;A&gt; R0 BRZ ~+4 &lt;C&gt; DEC R3 R3 </pre>

		ADD <A> <A> R4 BNZ ~-2 R3 POP R4 POP R3
--	--	--

## DIV

Condition	Extra Information	Translation
<A> is different to R1 and <A> is different to <C>	Repeated Subtraction	<pre> BRL ~+9 &lt;B&gt; &lt;C&gt; PSH R1 MOV R1 &lt;B&gt; MOV &lt;A&gt; R0 INC &lt;A&gt; &lt;A&gt; SUB R1 R1 &lt;C&gt; BGE ~-2 R1 &lt;C&gt; POP R1 JMP ~+2 MOV &lt;A&gt; R0 </pre>
<A> is different to R2 and <A> is different to <C>	Repeated Subtraction	<pre> BRL ~+9 &lt;B&gt; &lt;C&gt; PSH R2 MOV R2 &lt;B&gt; MOV &lt;A&gt; R0 INC &lt;A&gt; &lt;A&gt; SUB R2 R2 &lt;C&gt; BGE ~-2 R2 &lt;C&gt; POP R2 JMP ~+2 MOV &lt;A&gt; R0 </pre>
<A> is different to R1 and <A> is different to R2	Repeated Subtraction	<pre> BRL ~+13 &lt;B&gt; &lt;C&gt; PSH R1 PSH R2 MOV R1 &lt;B&gt; MOV R2 &lt;C&gt; MOV &lt;A&gt; R0 INC &lt;A&gt; &lt;A&gt; SUB R1 R1 R2 BGE ~-2 R1 R2 POP R2 POP R1 JMP ~+2 MOV &lt;A&gt; R0 </pre>
<A> is different to R3 and <A> is different to R4	Repeated Subtraction	<pre> BRL ~+13 &lt;B&gt; &lt;C&gt; PSH R3 PSH R4 MOV R3 &lt;B&gt; MOV R4 &lt;C&gt; MOV &lt;A&gt; R0 </pre>

		<pre> INC &lt;A&gt; &lt;A&gt; SUB R3 R3 R4 BGE ~-2 R3 R4 POP R4 POP R3 JMP ~+2 MOV &lt;A&gt; R0 </pre>
--	--	--

## MOD

Condition	Extra Information	Translation
<A> is different to <C>	Repeated Subtraction	<pre> MOV &lt;A&gt; &lt;B&gt; BRL ~+3 &lt;A&gt; &lt;C&gt; SUB &lt;A&gt; &lt;A&gt; &lt;C&gt; JMP ~-2 </pre>
<A> is different to R1 and <B> is different to R1	Repeated Subtraction	<pre> PSH R1 MOV R1 &lt;C&gt; MOV &lt;A&gt; &lt;B&gt; BRL ~+3 &lt;B&gt; R1 SUB &lt;A&gt; &lt;A&gt; R1 JMP ~-2 POP R1 </pre>
<A> is different to R2 and <B> is different to R2	Repeated Subtraction	<pre> PSH R2 MOV R2 &lt;C&gt; MOV &lt;A&gt; &lt;B&gt; BRL ~+3 &lt;A&gt; R2 SUB &lt;A&gt; &lt;A&gt; R2 JMP ~-2 POP R2 </pre>
<A> is different to R3 and <B> is different to R3	Repeated Subtraction	<pre> PSH R3 MOV R3 &lt;C&gt; MOV &lt;A&gt; &lt;B&gt; BRL ~+3 &lt;A&gt; R3 SUB &lt;A&gt; &lt;A&gt; R3 JMP ~-2 POP R3 </pre>

## BSR

Condition	Extra Information	Translation
<A> is different to R1 and <B> is different to R1		<pre> PSH R1 MOV R1 &lt;C&gt; MOV &lt;A&gt; &lt;B&gt; BRZ ~+4 R1 RSH &lt;A&gt; &lt;A&gt; DEC R1 R1 </pre>

		<pre> JMP --3 POP R1 </pre>
<p>&lt;A&gt; is different to R2 and &lt;B&gt; is different to R2</p>		<pre> PSH R2 MOV R2 &lt;C&gt; MOV &lt;A&gt; &lt;B&gt; BRZ ~+4 R2 RSH &lt;A&gt; &lt;A&gt; DEC R2 R2 JMP --3 POP R2 </pre>
<p>&lt;A&gt; is different to R3 and &lt;B&gt; is different to R3</p>		<pre> PSH R3 MOV R3 &lt;C&gt; MOV &lt;A&gt; &lt;B&gt; BRZ ~+4 R3 RSH &lt;A&gt; &lt;A&gt; DEC R3 R3 JMP --3 POP R3 </pre>

### BSL

Condition	Extra Information	Translation
<p>&lt;A&gt; is different to R1 and &lt;B&gt; is different to R1</p>		<pre> PSH R1 MOV R1 &lt;C&gt; MOV &lt;A&gt; &lt;B&gt; BRZ ~+~4 R1 LSH &lt;A&gt; &lt;A&gt; DEC R1 R1 JMP --3 POP R1 </pre>
<p>&lt;A&gt; is different to R2 and &lt;B&gt; is different to R2</p>		<pre> PSH R2 MOV R2 &lt;C&gt; MOV &lt;A&gt; &lt;B&gt; BRZ ~+4 R2 LSH &lt;A&gt; &lt;A&gt; DEC R2 R2 JMP --3 POP R2 </pre>
<p>&lt;A&gt; is different to R3 and &lt;B&gt; is different to R3</p>		<pre> PSH R3 MOV R3 &lt;C&gt; MOV &lt;A&gt; &lt;B&gt; BRZ ~+4 R3 LSH &lt;A&gt; &lt;A&gt; DEC R3 R3 JMP --3 POP R3 </pre>

## SRS

Condition	Extra Information	Translation
X is equal to an immediate value which has only the uppermost bit active.		<pre>BRN ~+3 &lt;B&gt; RSH &lt;A&gt; &lt;B&gt; JMP ~+3 RSH &lt;A&gt; &lt;B&gt; ADD &lt;A&gt; &lt;A&gt; X</pre>

## BSS

Condition	Extra Information	Translation
<A> is different to R1 and <B> is different to R1		<pre>PSH R1 MOV R1 &lt;C&gt; MOV &lt;A&gt; &lt;B&gt; BRZ ~+4 R1 SRS &lt;A&gt; &lt;A&gt; DEC R1 R1 JMP ~-3 POP R1</pre>
<A> is different to R2 and <B> is different to R2		<pre>PSH R2 MOV R2 &lt;C&gt; MOV &lt;A&gt; &lt;B&gt; BRZ ~+4 R2 SRS &lt;A&gt; &lt;A&gt; DEC R2 R2 JMP ~-3 POP R2</pre>
<A> is different to R3 and <B> is different to R3		<pre>PSH R3 MOV R3 &lt;C&gt; MOV &lt;A&gt; &lt;B&gt; BRZ ~+4 R3 SRS &lt;A&gt; &lt;A&gt; DEC R3 R3 JMP ~-3 POP R3</pre>

## SETE

Condition	Extra Information	Translation
Any		<pre>BRE ~+3 &lt;B&gt; &lt;C&gt; MOV &lt;A&gt; R0 JMP ~+2 IMM &lt;A&gt; 1</pre>

**SETNE**

Condition	Extra Information	Translation
Any		<pre> BNE ~+3 &lt;B&gt; &lt;C&gt; MOV &lt;A&gt; R0 JMP ~+2 IMM &lt;A&gt; 1 </pre>

**SETG**

Condition	Extra Information	Translation
Any		<pre> BRG ~+3 &lt;B&gt; &lt;C&gt; MOV &lt;A&gt; R0 JMP ~+2 IMM &lt;A&gt; 1 </pre>

**SETL**

Condition	Extra Information	Translation
Any		<pre> BRL ~+3 &lt;B&gt; &lt;C&gt; MOV &lt;A&gt; R0 JMP ~+2 IMM &lt;A&gt; 1 </pre>

**SETGE**

Condition	Extra Information	Translation
Any		<pre> BGE ~+3 &lt;B&gt; &lt;C&gt; MOV &lt;A&gt; R0 JMP ~+2 IMM &lt;A&gt; 1 </pre>

**SETLE**

Condition	Extra Information	Translation
Any		<pre> BLE ~+3 &lt;B&gt; &lt;C&gt; MOV &lt;A&gt; R0 JMP ~+2 IMM &lt;A&gt; 1 </pre>

**SETC**

Condition	Extra Information	Translation
A temporary register is required		<pre> MOV &lt;tempREG&gt; &lt;B&gt; BRG +2 &lt;B&gt; &lt;C&gt; MOV &lt;tempREG&gt; &lt;C&gt; </pre>



		ADD <A> <B> <C> SETL <A> <A> <tempREG>
<A> is different to R1 and <B> is different to R1 and <C> is different to R1		PSH R1 MOV R1 <B> BRG ~+2 <B> <C> MOV R1 <C> ADD <A> <B> <C> SETL <A> <A> R1 POP R1
<A> is different to R2 and <B> is different to R2 and <C> is different to R2		PSH R2 MOV R2 <B> BRG ~+2 <B> <C> MOV R2 <C> ADD <A> <B> <C> SETL <A> <A> R2 POP R2
<A> is different to R3 and <B> is different to R3 and <C> is different to R3		PSH R3 MOV R3 <B> BRG ~+2 <B> <C> MOV R3 <C> ADD <A> <B> <C> SETL <A> <A> R3 POP R3
<A> is different to R4 and <B> is different to R4 and <C> is different to R4		PSH R4 MOV R4 <B> BRG ~+2 <B> <C> MOV R4 <C> ADD <A> <B> <C> SETL <A> <A> R4 POP R4

## SETNC

Condition	Extra Information	Translation
A temporary register is required		MOV <tempREG> <B> BRG ~+2 <B> <C> MOV <tempREG> <C> ADD <A> <B> <C> SETGE <A> <A> <tempREG>
<A> is different to R1 and <B> is different to R1 and <C> is different to R1		PSH R1 MOV R1 <B> BRG ~+2 <B> <C> MOV R1 <C> ADD <A> <B> <C>

		<pre> SETGE &lt;A&gt; &lt;A&gt; R1 POP R1 </pre>
<A> is different to R2 and <B> is different to R2 and <C> is different to R2		<pre> PSH R2 MOV R2 &lt;B&gt; BRG ~+2 &lt;B&gt; &lt;C&gt; MOV R2 &lt;C&gt; ADD &lt;A&gt; &lt;B&gt; &lt;C&gt; SETGE &lt;A&gt; &lt;A&gt; R2 POP R2 </pre>
<A> is different to R3 and <B> is different to R3 and <C> is different to R3		<pre> PSH R3 MOV R3 &lt;B&gt; BRG ~+2 &lt;B&gt; &lt;C&gt; MOV R3 &lt;C&gt; ADD &lt;A&gt; &lt;B&gt; &lt;C&gt; SETGE &lt;A&gt; &lt;A&gt; R3 POP R3 </pre>
<A> is different to R4 and <B> is different to R4 and <C> is different to R4		<pre> PSH R4 MOV R4 &lt;B&gt; BRG ~+2 &lt;B&gt; &lt;C&gt; MOV R4 &lt;C&gt; ADD &lt;A&gt; &lt;B&gt; &lt;C&gt; SETGE &lt;A&gt; &lt;A&gt; R4 POP R4 </pre>

### LLOD

Condition	Extra Information	Translation
Any		<pre> ADD &lt;A&gt; &lt;B&gt; &lt;C&gt; LOD &lt;A&gt; &lt;A&gt; </pre>

### LSTR

Condition	Extra Information	Translation
A temporary register is required		<pre> ADD &lt;tempREG&gt; &lt;A&gt; &lt;B&gt; STR &lt;C&gt; &lt;tempREG&gt; </pre>
<C> is different to R1		<pre> PSH R1 ADD R1 &lt;A&gt; &lt;B&gt; STR &lt;C&gt; R1 POP R1 </pre>
<C> is different to R2		<pre> PSH R2 ADD R1 &lt;A&gt; &lt;B&gt; STR &lt;C&gt; R2 POP R2 </pre>

### SDIV

Condition	Extra Information	Translation
Three temporary registers are required		<pre>IMM &lt;tempREG1&gt; 0 MOV &lt;tempREG2&gt; &lt;B&gt; BRP ~+3 &lt;B&gt; NEG &lt;tempREG2&gt; &lt;B&gt; IMM &lt;tempREG1&gt; @MSB MOV &lt;tempREG3&gt; &lt;C&gt; BRP ~+3 &lt;C&gt; NEG &lt;tempREG3&gt; &lt;C&gt; ADD &lt;tempREG1&gt; &lt;tempREG1&gt; @MSB DIV &lt;A&gt; &lt;tempREG2&gt; &lt;tempREG3&gt; BRP ~+2 &lt;A&gt; NEG &lt;A&gt; &lt;A&gt;</pre>

### SBRL

Condition	Extra Information	Translation
Two temporary registers are required		<pre>MOV &lt;tempREG1&gt; &lt;B&gt; BRP ~+2 &lt;B&gt; ADD &lt;tempREG1&gt; &lt;B&gt; @MSB MOV &lt;tempREG2&gt; &lt;C&gt; BRP ~+2 &lt;C&gt; ADD &lt;tempREG2&gt; &lt;C&gt; @MSB BRL &lt;A&gt; &lt;tempREG1&gt; &lt;tempREG2&gt;</pre>

### SBRG

Condition	Extra Information	Translation
Two temporary registers are required		<pre>MOV &lt;tempREG1&gt; &lt;B&gt; BRP ~+2 &lt;B&gt; ADD &lt;tempREG1&gt; &lt;B&gt; @MSB MOV &lt;tempREG2&gt; &lt;C&gt; BRP ~+2 &lt;C&gt; ADD &lt;tempREG2&gt; &lt;C&gt; @MSB BRG &lt;A&gt; &lt;tempREG1&gt; &lt;tempREG2&gt;</pre>

### SBLE

Condition	Extra Information	Translation
Two temporary registers are required		<pre>MOV &lt;tempREG1&gt; &lt;B&gt; BRP ~+2 &lt;B&gt; ADD &lt;tempREG1&gt; &lt;B&gt; @MSB MOV &lt;tempREG2&gt; &lt;C&gt; BRP ~+2 &lt;C&gt; ADD &lt;tempREG2&gt; &lt;C&gt; @MSB SBLE &lt;A&gt; &lt;tempREG1&gt; &lt;tempREG2&gt;</pre>

### SBGE

Condition	Extra Information	Translation
Two temporary registers are required		<pre>MOV &lt;tempREG1&gt; &lt;B&gt; BRP ~+2 &lt;B&gt; ADD &lt;tempREG1&gt; &lt;B&gt; @MSB MOV &lt;tempREG2&gt; &lt;C&gt; BRP ~+2 &lt;C&gt; ADD &lt;tempREG2&gt; &lt;C&gt; @MSB SBGE &lt;A&gt; &lt;tempREG1&gt; &lt;tempREG2&gt;</pre>

### SSETL

Condition	Extra Information	Translation
Two temporary registers are required		<pre>MOV &lt;tempREG1&gt; &lt;B&gt; BRP ~+2 &lt;B&gt; ADD &lt;tempREG1&gt; &lt;B&gt; @MSB MOV &lt;tempREG2&gt; &lt;C&gt; BRP ~+2 &lt;C&gt; ADD &lt;tempREG2&gt; &lt;C&gt; @MSB SETL &lt;A&gt; &lt;tempREG1&gt; &lt;tempREG2&gt;</pre>

### SSETG

Condition	Extra Information	Translation
Two temporary registers are required		<pre>MOV &lt;tempREG1&gt; &lt;B&gt; BRP ~+2 &lt;B&gt; ADD &lt;tempREG1&gt; &lt;B&gt; @MSB MOV &lt;tempREG2&gt; &lt;C&gt; BRP ~+2 &lt;C&gt; ADD &lt;tempREG2&gt; &lt;C&gt; @MSB SETG &lt;A&gt; &lt;tempREG1&gt; &lt;tempREG2&gt;</pre>

### SSETLE

Condition	Extra Information	Translation
Two temporary registers are required		<pre>MOV &lt;tempREG1&gt; &lt;B&gt; BRP ~+2 &lt;B&gt; ADD &lt;tempREG1&gt; &lt;B&gt; @MSB MOV &lt;tempREG2&gt; &lt;C&gt; BRP ~+2 &lt;C&gt; ADD &lt;tempREG2&gt; &lt;C&gt; @MSB SETLE &lt;A&gt; &lt;tempREG1&gt; &lt;tempREG2&gt;</pre>

## SSETGE

Condition	Extra Information	Translation
Two temporary registers are required		<pre> MOV &lt;tempREG1&gt; &lt;B&gt; BRP ~+2 &lt;B&gt; ADD &lt;tempREG1&gt; &lt;B&gt; @MSB MOV &lt;tempREG2&gt; &lt;C&gt; BRP ~+2 &lt;C&gt; ADD &lt;tempREG2&gt; &lt;C&gt; @MSB SETGE &lt;A&gt; &lt;tempREG1&gt; &lt;tempREG2&gt; </pre>

## ABS

Condition	Translation
Any	<pre> MOV &lt;A&gt; &lt;B&gt; BRP ~+2 &lt;A&gt; NEG &lt;A&gt; &lt;A&gt; </pre>

## PORTS

There are 64 official ports.

The word length of the value of each port is equal to the word length of the CPU.

Ports can be written to or read from using the I/O instructions as appropriate.

**i** Official ports can be used in URCL programs without having to be defined. They use the definition given here.

**i** Note that the programmer can make up any ports and these do not have to follow the official documentation.

In this case the programmer should define what is meant by each port if it is not obvious. A simple comment in the code is usually fine if it is not too complex.

Type	Port Number	Alias (Port Name)	Full Name	Input Notes/Usage	Output Notes/Usage	Valid Inputs
General	0	%CPUBUS	CPU Bus			Number
	1	%TEXT	Text IO	Generic text input	Generic text output	Number, Character
	2	%NUMB	Numeric IO	Generic number input	Generic number output	Number
	3		Reserved			
	4		Reserved			
	5	%SUPPORTED	Port Supported	Returns 0 if the port does not exist	Sets value to return if it does exist, this can be handled by a	Number, Port Alias

					compiler if the CPU does not support it	
	6	SPECIAL	Special	User Defined	User Defined	
	7	PROFILE	Profile	Tells current Profile	Sets Profile	Number
Graphics	8	X	Display X	Tells display width	Sets X Vertex	Number
	9	Y	Display Y	Tells display height	Sets Y Vertex	Number
	10	COLOR or COLOUR	Colour	Reads colour at x, y into a register	Sets Colour and draws a pixel based on the x, y vertex	Colour
	11	BUFFER	Display Buffer	Reads buffer state	0 writes buffer to display, clears the buffer, and disables it, 1 enables writing to the buffer	Number
	12		Reserved			
	13		Reserved			
	14		Reserved			
	15	GSPECIAL	Graphics Special	User Defined	User Defined	
Text	16	ASCII8	8-Bit ASCII	Takes in an 8-Bit Ascii character	Displays an 8-bit ascii character	Number, Character
	17	CHAR5	5-Bit Char	Takes in a 5-bit character	Displays a 5 bit character	Number, Character
	18	CHAR6	6-Bit Char	Takes in a 6-bit character	Displays a 6 bit character	Number, Character
	19	ASCII7	7-Bit ASCII	Takes in a 7-Bit ASCII character	Displays a 7-bit ascii character	Number, Character
	20	UTF8	UTF-8	Takes in a UTF-8 character (1-4 bytes)	Displays a UTF-8 character	Number, Character
	21		Reserved			
	22		Reserved			

	23	TSPECIAL	Text Special	User Defined	User Defined	
Numbers	24	INT	Signed Integer	Takes in a signed integer	Displays a signed integer	Number
	25	UINT	Unsigned Integer	Takes in an unsigned integer	Displays an unsigned integer	Number
	26	BIN	Binary	Takes in a binary number	Displays a binary number	Number
	27	HEX	Hexadecimal	Takes in a hexadecimal number	Displays a hexadecimal number	Number
	28	FLOAT	Floating Point Number	Takes in a floating-point number	Displays a floating-point number	
	29	FIXED	Fixed Point Number	Takes in a fixed-point number	Displays a fixed-point number	
	30		Reserved			
	31	N-SPECIAL	Numbers Special	User Defined	User Defined	
Storage	32	ADDR	Address	Tells address	Sets address	Number
	33	BUS	Bus	Reads the data at the address	Writes data to that address	Number
	34	PAGE	Page	Reads the page number	Sets the page number	Number
	35		Reserved			
	36		Reserved			
	37		Reserved			
	38		Reserved			
	39	SSPECIAL	Storage Special	User Defined	User Defined	
Miscellaneous	40	RNG	RNG Device	Reads a random number	Sets a seed or device specific	Number
	41	NOTE	Note	Reads sound device pitch	Sets sound device pitch	Number, Note
	42	INSTR	Instrument	Reads sound device instrument	Sets sound device instrument	Number, Instrument

	43	NLEG	Note length	Device specific	Sets sound device note length and plays that note (in tenths?)	Number
	44	WAIT	Wait	Returns 1 after the wait period	Sets wait period (in tenths of seconds)	Number
	45	NADDR	Network Address	Reads the current address	Sets the network address	Number
	46	DATA	Network Data	Reads network data	Sends network data	Number
	47	MSPECIAL	Miscellaneous Special	User Defined	User Defined	
User defined	48	UD1	User Defined			
	49	UD2	User Defined			
	50	UD3	User Defined			
	51	UD4	User Defined			
	52	UD5	User Defined			
	53	UD6	User Defined			
	54	UD7	User Defined			
	55	UD8	User Defined			
	56	UD9	User Defined			
	57	UD10	User Defined			
	58	UD11	User Defined			
	59	UD12	User Defined			
	60	UD13	User Defined			



	61	UD14	User Defined			
	62	UD15	User Defined			
	63	UD16	User Defined			

## CODE FAULTS

**i** This section contains most common faults and the most likely causes as well as possible solutions.

Faults within the code can be detected using a URCL emulator.

It is important to test for and fix these faults before deploying the code onto a target CPU. The code is unable to detect these errors itself when deployed.

### Pre-Runtime Faults

These are faults which can be detected before running the code.

**i** These faults can be detected by static analysis before execution, such as part of a generic URCL code optimiser.

#### Invalid Number of Operands

Potential Cause	Potential Fix
Too many operands were given for an instruction.	Rewrite the instruction in question, making sure that the number of operands match the expected value given in the Instruction section.
Too few operands were given for an instruction.	Rewrite the instruction in question, making sure that the number of operands match the expected value given in the Instruction section.

#### Invalid Operand Types

Potential Cause	Potential Fix
The types of operands that were given for an instruction are not in the valid operand types which are listed in the Instruction section.	Rewrite the instruction in question, making sure that the types are valid as per the operand type tables provided in the Instruction section.

#### Unrecognised Identifier

Potential Cause	Potential Fix
Invalid instruction name.	Rewrite the instruction in question, making sure that the name is spelt exactly as given in the Instruction section.
Invalid operand name.	Rewrite the instruction in question, making sure that the operands have the correct prefix if required. These are specified in the Prefix section.

Comment that has not be marked as a comment.	Add <code>//</code> or <code>/*</code> and <code>*/</code> as appropriate to the comment.
Invalid header name.	Rewrite the header in question, making sure that the name is spelt exactly as given in the Header section.
Label without prefix.	Add the prefix <code>_</code> on to the label in question.

### ***Unsupported Number of Registers***

Potential Cause	Potential Fix
The value of MINREG is higher than 2 to the power of CPU Word Length. (256 on an 8 bit CPU)	Lower the number of registers the program requires by using the Heap and Stack or increase the word length. This may require rewriting large parts of the program.
The program uses a register which is larger than the value set in the MINREG header.	Increase the value of the MINREG header to match the minimum required by the program.

### ***Unsupported Heap Size***

Potential Cause	Potential Fix
The value of MINHEAP is higher than 2 to the power of CPU Word Length. (256 on an 8 bit CPU)	Lower the number of words of heap the program requires or increase the word length. This may require rewriting large parts of the program.

### ***Unsupported Stack Size***

Potential Cause	Potential Fix
The value of MINSTACK is higher than 2 to the power of CPU Word Length. (256 on an 8 bit CPU)	Lower the number of stack values the program requires or increase the word length. This may require rewriting large parts of the program.

### ***Invalid Label Name***

Potential Cause	Potential Fix
Label name contains invalid characters.	Rename the label in question, making sure that the label name consists of only letters, numbers, and underscore.

### ***Duplicate Label Definition***

Potential Cause	Potential Fix
The same label is defined multiple times.	Remove or rename one of the label definitions. Each label should only be defined once.

## **Runtime Faults**

These are faults which can only be detected by running the code.

### ***Non-Instruction Execution***

Potential Cause	Potential Fix
Branched to a value which does not point towards an instruction.	Rewrite the code in question to make sure the branch address always points to a valid instruction.
A non-instruction pointer is loaded into the program counter.	Rewrite the code in question to make sure the load target always points to a valid instruction.
The program fails to branch around DW values.	Add JMP instructions to branch around the DW value or move the DW values elsewhere in the program.

### ***Stack Underflow***

Potential Cause	Potential Fix
Popping from the stack while it is empty.	Rewrite code to ensure the POP instruction is only called when there are values on the stack.
The stack pointer lost sync with the actual size of the stack.	Avoid editing the stack pointer directly in the code as this can cause it to be desynced if not handled properly.

### ***Stack Overflow***

Potential Cause	Potential Fix
The stack overlaps the heap.	Rewrite code to ensure the heap and stack do not get too big or increase the values of the MINHEAP and MINSTACK headers.
The stack pointer lost sync with the actual size of the stack.	Avoid editing the stack pointer directly in the code as this can cause it to be desynced if not handled properly.

### ***Invalid RAM Location***

Potential Cause	Potential Fix
Attempted to write to a RAM location which does not exist.	Rewrite code to ensure that invalid RAM addresses are not written to or increase the value of the MINHEAP header to include that RAM address.
Attempted to read from a RAM location which does not exist.	Rewrite code to ensure that invalid RAM addresses are not read from or increase the value of the MINHEAP header to include that RAM address.

## **INTERPRETING URCL**

Due to how simple it is to translate from URCL to a target CPU's assembly, it is possible to store the raw URCL code on the target CPU and get the CPU to interpret and translate the code itself during execution.

This is a lot slower than running compiled code but can offer some advantages, such as being able to modify the instructions more easily during execution.

## Bitwise Representation

There are several different ways to represent URCL code, some of which are given here.

Each operand requires one full word length, and the operand type must be stored separately.

There are only two types that an operand can be, and the exact pair of types depend on the instruction. This means that the operand type can be represented using a single bit for each operand.

There are 59 URCL instructions. This means that 6 bits are required to be able to represent them all.

**i** To represent just the Core instructions, only 3 bits are required.

This means that 1 to 5 words are required to represent each instruction.

The first 1 or 2 words represent the instruction and the operand types. Then the remaining 0 to 3 words represent the number of operands.

On an 8 bit CPU this could look like:

8 Bit (All instructions + Separate Types)	Bitwise Representation	Key
First Word	AAAAAA XX	A = Instruction X = Unused
Second Word	BCD XXXXX	B = First operand type C = Second operand type D = Third operand type
Third Word	EEEEEEEE	E = First Operand
Fourth Word	FFFFFFFF	F = Second Operand
Fifth Word	GGGGGGGG	G = Third Operand

**i** Each letter represents 1 bit within each word.

A 4 Byte version can be done with 8 bits which has fewer unused bits, but only if the number of instructions is cut down to 32. This means that all the Complex and some of Basic instructions must be removed to make it work with only 5 bits for the instruction:

8 Bit (Cut down to 4 Bytes + Separate Types)	Bitwise Representation	Key
First Word	AAAAA BCD	A = Instruction B = First operand type C = Second operand type D = Third operand type
Second Word	EEEEEEEE	E = First Operand
Third Word	FFFFFFFF	F = Second Operand
Fourth Word	GGGGGGGG	G = Third Operand

Since there are only 159 possible combinations of instructions and operand types, the operand types can be combined with the instructions to fit in one byte. This will, however, make it harder to interpret the instruction.

So, on an 8 bit CPU it could look like:

8 Bit (Cut down to 4 Bytes + Combined Types)	Bitwise Representation	Key
First Word	AAAAAAAA	A = Instruction and Types
Second Word	BBBBBBBB	B = First Operand
Third Word	CCCCCCCC	C = Second Operand
Fourth Word	DDDDDDDD	D = Third Operand

On a 16 bit CPU it could look like:

16 Bit (All instructions)	Bitwise Representation	Key
First Word	AAAAAA BCD XXXXXXXX	A = Instruction B = First operand type C = Second operand type D = Third operand type X = Unused
Second Word	EEEEEEEEEEEEEEEE	E = First Operand
Third Word	FFFFFFFFFFFFFFFF	F = Second Operand
Fourth Word	GGGGGGGGGGGGGGGG	G = Third Operand

Lastly, on a 4 bit CPU if the only the Core and a couple of the Basic instructions were kept, it could look like:

4 Bit (Cut down to 4 bits)	Bitwise Representation	Key
First Word	AAAA	A = Instruction
Second Word	BCD X	B = First operand type C = Second operand type D = Third operand type X = Unused
Third Word	EEEE	E = First Operand
Fourth Word	FFFF	F = Second Operand
Fifth Word	GGGG	G = Third Operand

## EXAMPLE PROGRAMS

### Simple Fibonacci

```
BITS == 8
MINREG 2
MINHEAP 0
```

```
MINSTACK 0
```

```
RUN ROM
```

```
IMM R1 0
```

```
IMM R2 1
```

```
.loop
```

```
    ADD R1 R1 R2
```

```
    ADD R2 R1 R2
```

```
    JMP .loop
```

**i** This program has no escape condition so it will keep going forever.

**i** This program does not output the answers.

## FizzBuzz

```
BITS == 8
```

```
MINREG 4
```

```
MINHEAP 0
```

```
MINSTACK 0
```

```
RUN ROM
```

```
.setup
```

```
    IMM R1 0          // current value = 0
```

```
    IMM R2 3          // fizz counter = 3
```

```
    IMM R3 5          // buzz counter = 5
```

```
.loop
```

```
    OUT %TEXT '\n'    // draw a new line character to the char display
```

```
    INC R1 R1
```

```
    IMM R4 0          // R4 is used to tell if fizz activated
```

```
    DEC R2 R2
```

```
    BRZ .fizz R2      // branch to .fizz if fizz counter == 0
```

```
.return
```

```
    DEC R3 R3
```

```
    BRZ .buzz R3      // branch to .buzz if buzz counter == 0
```

```
    BNZ .loop R4      // branch to .loop if R4 != 0
```

```
    OUT %TEXT R1      // draw current value to the char display
```

```
    JMP .loop
```

```
.fizz
```

```
    IMM R4 1          // R4 = 1
```

```

OUT %TEXT 'F'    // draw "FIZZ" on the char display
OUT %TEXT 'I'
OUT %TEXT 'Z'
OUT %TEXT 'Z'
IMM R2 3        // fizz counter = 3
JMP .return

```

.buzz

```

OUT %TEXT 'B'    // draw "BUZZ" on the char display
OUT %TEXT 'U'
OUT %TEXT 'Z'
OUT %TEXT 'Z'
IMM R3 5        // buzz counter = 5
JMP .loop

```

**i** This program starts at 1 and it increments this value once per loop. It prints out "FIZZ" if the value is divisible by 3, "BUZZ" if the value is divisible by 5, "FIZZBUZZ" if the value is divisible by both 3 and 5 or the original value if not divisible by 3 or 5.

**i** This program has no escape condition so it will keep going forever.

## Bubble Sort

```

BITS == 8
MINREG 5
MINHEAP 5
MINSTACK 0
RUN ROM

.setup
MOV R2 R0        // R2 = list pointer
.rng
IN R1 %RNG        // R1 = random number
STR R2 R1
INC R2 R2
OUT %TEXT '\n'
OUT %TEXT R1
BNE .rng R2 5     // stop when 5 numbers have been generated

.main
MOV R5 R0        // R5 = switch check
DEC R3 R0        // R3 = low pointer
MOV R4 R0        // R4 = high pointer
.loop

```

```

    INC R3 R3          // R3 += 1
    INC R4 R4          // R4 += 1
    LOD R1 R3          // R1 = low value
    LOD R2 R4          // R2 = high value
    BRL .switch R2 R1  // go to .switch if high less than low
    BNE .loop R4 4      // branch to .loop if not at end of list
    BRE .main R5 1      // loop again if any switches occurred

.out
    MOV R1 R0          // R1 = pointer for printing outputs
    .outLoop
        LOD R2 R1
        OUT %TEXT '\n'
        OUT %TEXT R2
        INC R1 R1
        BNE .outLoop R1 5    // loop until all 5 values are printed
    HLT
    .switch
        IMM R5 1            // set switch check
        STR R3 R2
        STR R4 R1
        BNE .loop R4 4      // branch to .loop if not at end of list
        JMP .main          // loop again

```

**i** This program generates a list of 5 random numbers and prints them. Then it sorts the numbers using a bubble sort algorithm, afterwards it prints the sorted list.

More example programs can be found in the URCL Discord which is linked in the Links section.

## ACKNOWLEDGEMENTS

URCL would not have been possible without all of the URCL community contributing towards it. The community has contributed by voting on every part of the language, testing the language on real CPUs, creating tools such as emulators and compilers, writing many URCL programs and more.

### Biggest Contributors

Name (If they wish to give it)	Discord Username / Minecraft Username	Contributions
Ben Aitken	Mod Punchtree / ModPunchtree	<ul style="list-style-type: none"> <li>One of the original founders of URCL</li> <li>Created the Flagless fork of URCL</li> <li>Managed the Google Sheet documentation for both Main URCL and Flagless</li> <li>Ran URCL on both the MPU6 and MPU7</li> </ul>



		<ul style="list-style-type: none"> <li>• Hosted polls</li> <li>• Made several emulators</li> <li>• Made a B to URCL compiler</li> <li>• Made a generic URCL code optimiser</li> <li>• Made a Discord bot so the emulator and compiler are more easily accessible</li> <li>• Created and maintained this formal URCL documentation</li> </ul>
	Haku /	<ul style="list-style-type: none"> <li>• Created a tool to translate URCL into target CPU's assembly</li> <li>• Created a URCL emulator</li> </ul>
	Kuggo / Kuggo	<ul style="list-style-type: none"> <li>• One of the original founders of URCL</li> <li>• Began working on math and string libraries</li> <li>• Hosted a poll</li> </ul>
	Lucida Dragon /	<ul style="list-style-type: none"> <li>• Created FlapStacks and URCL.NET</li> <li>• Created a URCL highlight extension for VSCode</li> <li>• Created a Discord bot</li> </ul>
	Big Gay Lady / IAmLesbian	<ul style="list-style-type: none"> <li>• One of the original founders of URCL</li> <li>• Managed the URCL discord</li> <li>• Hosted polls</li> <li>• Created the URCL logo</li> </ul>
	Verlio_H /	<ul style="list-style-type: none"> <li>• One of the original founders of URCL</li> <li>• Created URCL OS</li> <li>• Made the current ports documentation</li> <li>• Created the complex numbers library</li> </ul>
	Tuke /	<ul style="list-style-type: none"> <li>• Created URCL OS</li> <li>• Made the current ports documentation</li> <li>• Created a compiler</li> </ul>
	sammyuri / sammyuri	<ul style="list-style-type: none"> <li>• Ran URCL on several of their CPUs</li> </ul>
	GLS / GamingLiamStudios	<ul style="list-style-type: none"> <li>• Tried to make a C to URCL compiler</li> </ul>
	Qwerasd /	<ul style="list-style-type: none"> <li>• Made a URCL emulator</li> </ul>
	Tape / TapeDispenser69	<ul style="list-style-type: none"> <li>• Made a URCL emulator in scratch</li> <li>• Tried to make an OS</li> <li>• Whined about the existence of Flagless URCL</li> </ul>
	Bram /	<ul style="list-style-type: none"> <li>• Created URCX Emulator</li> <li>• Created the URCX discord bot</li> </ul>

	RedCMP / RedCMD	<ul style="list-style-type: none"><li>• Created a URCL highlight extension for VSCode</li></ul>
--	-----------------	---