

به نام خدا دانشگاه تهران پردیس دانشکدههای فنی دانشکده مهندسی برق و کامپیوتر



سیستمهای دیجیتال 1

--- ECE 894 ---نيمسال دوم (99-00)

استاد: پروفسور نوابی

COMPUTER ASSIGNMENT 6

Hierarchical RTL Design

محمدمهدى عبدالحسينى <u>810 198 434</u>





DIGITAL SYSTEMS

فهرست مطالب


بخش اول: Datapath مبخش اول:	1
بخش دوم : Controller	2.
بخش بوم : Datapath Verilog کان بوم:	3 •
Controller Verilog بخش جهارم :	4•
بخش پنجم: My Floating-Point Multiplier Verilog	5•
بخش شثم : Other Components Other Components	6.
نجش ، نقم: FPM Verilog TB FPM verilog TB	7 •
بخش ، شم: My Floating-Point Multiplier Synthesis	8.
بخش نهم: Datapath Synthesis بخش نهم:	8.
بخش دېم: Other Components Synthesis	9•
٥ Controller Synthesis : بخش یازدهم	10
بخش دوازدېم : FPM Q TB	11
بخش سنږدېم : FPM V cmp Q TB بخش سنږدېم : 2	12

بخش اول: Datapath





بخش دوم : Controller



بخش سوم : Datapath Verilog

```
'timescale lns/lns
  3
      module datapath (input clk, rst, initMl, initM2, shiftCtrl, startMul,
  4
                        input [7:0] bias,
                       input [31:0] A, B,
  6
                       output [31:0] result,
 8
                       output mulRes47, doneMul);
 9
 10
              wire S1, S2;
               wire [7:0] E1, E2;
 11
               wire [22:0] M1, M2;
 12
 13
 14
               wire [7:0] sum, sub, incResult, E3;
 15
               wire 53;
 16
               wire [23:0] inputMl, inputM2;
 17
               wire [22:0] M3;
 18
               wire [47:0] mulRes, shiftRes, pMRes;
 19
 20
               assign S1 = A[31];
 21
               assign E1 = A[30:23];
 22
               assign M1 = A[22:0];
 23
24
               assign S2 = B[31];
25
               assign E2 = B[30:23];
               assign M2 = B[22:0];
26
 27
 28
               assign M3 = pMRes[45:23];
 29
 30
               // XOR :
               assign #10 S3 = S1 ^ S2;
31
32
     白
               // 8bit Adder :
33
               //sum = E1 + E2;
 34
 35
               adder ad (clk, rst, E1, E2, sum);
 36
 37
               // 8bit Subtractor :
     阜
 38
               //sub = sum - bias;
 39
               subtractor sb (clk, rst, sum, bias, sub);
 40
 41
               // 24bit Multiplier :
                       assign inputM1 = {1'b1,M1};
42
43
                       assign inputM2 = {1'b1,M2};
44
               multiplier mul (clk, rst, inputM1, inputM2, mulRes, startMul, doneMul);
45
                       assign mulRes47 = mulRes[47];
46
 47
               // MUX1 :
               assign E3 = shiftCtrl? incResult : sub;
 48
 49
                       // incrementer :
 50
                               assign incResult = sub + 1;
 51
               // MUX2 :
 53
               assign pMRes = shiftCtrl? shiftRes : mulRes;
 54
                       // 48bit Shifter :
 55
                               assign shiftRes = mulRes >> 1'bl;
 56
 57
               assign result = {S3, E3, M3};
 58
59 Lendmodule
```

بخش چهارم : Controller Verilog

```
module controller (input clk, rst, inReady, resultAccepted, mulRes47, startFP,
                        output reg shiftCtrl, initMl, initM2, doneFP, resultReady, inAccept,
                        output reg [7:0] bias);
 5
               reg [2:0] presentState, nextState;
 6
               parameter [2:0] Idle = 3'b000,
                                GetAGetB = 3'b001,
 8
 9
                                inputsAccepted = 3'b010,
10
                                BEGIN = 3'b011,
11
                                Add = 3'b100,
                               MUL = 3'b101,
12
13
                                Result = 3'bl10;
14
               always @(presentState, resultAccepted, inReady, startFP) begin
15
16
                       nextState = Idle;
17
18
     自
                        case (presentState)
19
                                Idle:
20
                                        nextState = (inReady)? GetAGetB : Idle;
21
                                GetAGetB:
22
                                        nextState = (inAccept)? inputsAccepted : GetAGetB;
23
                                inputsAccepted:
24
                                        nextState = (inReady)? inputsAccepted : BEGIN;
25
                                BEGIN:
26
                                        nextState = (startFP)? Add : BEGIN;
27
                                Add:
28
                                        nextState = (startFP)? Add : MUL;
29
                                MUL:
30
                                        nextState = Result;
31
                                Result:
32
                                        nextState = (resultAccepted)? Idle : Result;
33
                        endcase
34
               end
35
36
     阜
               always @(presentState, resultAccepted, inReady, startFP) begin
37
38
                        shiftCtrl = 1'b0; initM1 = 1'b0; initM2 = 1'b0; doneFP = 1'b0;
39
                       resultReady = 1'b0; inAccept = 1'b0; bias = 8'b011111111;
40
41
     自中
42
                       case (presentState)
43
                               GetAGetB: begin
44
                                        resultReady = 0;
45
                                        inAccept = 1;
46
                                end
    中
47
                               BEGIN: begin
48
                                        doneFP = 0;
49
                                        inAccept = 0;
50
                                end
     白
51
                                Add: begin
52
                                        bias = 8'b011111111; // dec: 127
53
                                end
     4
54
                               MUL: begin
55
                                        initM1 = 1;
                                        initM2 = 1;
56
57
                                        shiftCtrl = mulRes47 ? 1:0;
58
                                end
59
     白
                                Result: begin
                                        doneFP = 1;
60
61
                                        resultReady = 1;
62
                                end
63
                       endcase
64
               end
```

```
65
 66
                always @(posedge clk, posedge rst) begin
 67
                        if (rst == 1)
 68
                                presentState <= Idle;
 69
                        else
 70
                                presentState <= nextState;
 71
                end
 72
       - endmodule
 73
```

بخش پنجم : My Floating-Point Multiplier Verilog

```
module myFloatingPointMultiplier (input clk, rst,
 3
                        input [31:0] A, B,
 4
                        output [31:0] result,
                        input inReady, resultAccepted, startFP, startMul,
 5
 6
                        output doneFP, resultReady, inAccept, doneMul);
               wire initMl, initM2, shiftCtrl, mulRes47;
 8
 9
               wire [7:0] bias;
10
11
     白
               datapath dP (
12
                                .clk(clk),
13
                                .rst(rst),
14
                                .initMl(initMl),
15
                                .initM2(initM2),
                                .bias (bias),
16
17
                                .shiftCtrl(shiftCtrl),
                                .startMul(startMul),
18
19
                                .A(A),
20
                                .B(B),
21
                                .result (result),
22
                                .mulRes47 (mulRes47),
23
                                .doneMul(doneMul)
24
25
26
     中
               controller control (
27
                                .clk(clk),
28
                                .rst(rst),
29
                                .inReady(inReady),
30
                                .resultAccepted (resultAccepted),
31
                                .mulRes47 (mulRes47),
32
                                .startFP(startFP),
33
                                .shiftCtrl(shiftCtrl),
34
                                .initMl(initMl),
35
                                .initM2(initM2),
36
                                .doneFP(doneFP),
37
                                .resultReady (resultReady),
38
                                .bias (bias),
39
                                .inAccept (inAccept)
40
                                );
41
       endmodule
42
```


بخش ششم : Other Components

```
module adder (input clk, rst,
                      input [7:0] A, B,
                      output reg [7:0] result);
 5
              always @(posedge clk, posedge rst) begin
8
                      if (rst == 1)
                             result <= 7'b0;
9
10
                      else
11
                             result <= A + B;
12
13
              end
14
     L endmodule
15
16
17
18
19
    module subtractor (input clk, rst,
20
                      input [7:0] A, B,
                      output reg [7:0] result);
21
22
23
             always @(posedge clk, posedge rst) begin
24
25
                      if (rst == 1)
                             result <= 7'b0;
26
27
                      else
                             result <= A - B;
28
29
30
             end
31
     L endmodule
32
33
34
35
36
    module multiplier (input clk, rst,
37
                      input [23:0] A, B,
38
                      output reg [47:0] result,
39
                      input startMul,
40
                      output reg doneMul);
41
    白
42
             always @(posedge clk, posedge rst) begin
43
44
                      if (rst == 1)
45
                             result <= 48'b0;
    中
                      else if (startMul == 1) begin
46
47
                             result <= A * B;
48
                              doneMul <= 1;
49
                      end
50
              end
51
     endmodule
52
```


بخش هفتم : FPM Verilog TB

```
`timescale lns/lns
 4
    module FPM_Verilog_TB ();
 5
 6
              reg clk, rst, inReady, resultAccepted, startFP, startMul;
 7
              reg [31:0] A, B, ExpectedResult, XOR;
 8
              wire doneFP, resultReady, inAccept, doneMul;
              wire [31:0] result;
 9
10
11
    白
              myFloatingPointMultiplier mFPM (clk, rst,
12
                      A, B,
                      result,
13
14
                      inReady, resultAccepted, startFP, startMul,
15
                      doneFP, resultReady, inAccept, doneMul);
16
17
    白
              initial begin
18
                      rst = 1'b1;
                      clk = 1'b0;
19
20
                      inReady = 1'b0;
                      startFP = 1'b0;
21
22
                      startMul = 1'b0;
23
                      resultAccepted = 1'b0;
24
25
26
              initial #25 rst = 1'b0;
27
28
              always #70 clk = ~clk;
29
30
    中
              initial begin
                      #25 inReady = 1'b1;
31
32
                      #5 A = 32'b11000000001000000000000000000; // dec: - 2.25
                      #5 B = 32'b010000001001000000000000000000; // dec: + 4.5
33
34
                      #200 inReady = 1'b0;
35
                      #210 startFP = 1'b1;
                      #200 startFP = 1'b0;
36
37
                      #210 startMul = 1'bl;
38
                      #200 startMul = 1'b0;
39
40
                      // Expected result =
    白
41
                      // IEEE-754 Floating Point: 11000001001000100000000000000000
                      // dec: - 10.125
42
                      43
44
45
    中
                      // Actual result =
46
                      // IEEE-754 Floating Point:
                      // dec:
47
48
49
                      #10 XOR = ExpectedResult ^ result;
50
51
                      #300 $stop;
52
              end
53
     - endmodule
54
```


بخش هشتم : My Floating-Point Multiplier Synthesis





بخش نهم : Datapath Synthesis




Other Components Synthesis : بخش دهم








بخش یازدهم : Controller Synthesis





بخش دوازدهم : FPM Q TB

```
2
       'timescale lns/lns
 4
    module FPM_Q_TB ();
 5
 6
              reg clk, rst, inReady, resultAccepted, startFP, startMul;
              reg [31:0] A, B, ExpectedResult, XOR;
              wire doneFP, resultReady, inAccept, doneMul;
 8
 9
              wire [31:0] result;
11
              myFloatingPointMultiplier mFPM1 (clk, rst,
12
                     A, B,
13
                      result,
                     inReady, resultAccepted, startFP, startMul,
14
15
                     doneFP, resultReady, inAccept, doneMul);
16
    白
17
              initial begin
                     rst = 1'bl;
18
19
                     clk = 1'b0;
20
                     inReady = 1'b0;
                     startFP = 1'b0;
21
22
                     startMul = 1'b0;
23
                     resultAccepted = 1'b0;
24
25
26
              initial #25 rst = 1'b0;
27
28
              always #70 clk = ~clk;
29
30
    中
             initial begin
31
                      #25 inReady = 1'b1;
                      #5 A = 32'b1100000000010000000000000000000; // dec: - 2.25
32
33
                      #5 B = 32'b010000001001000000000000000000; // dec: + 4.5
                      #200 inReady = 1'b0;
34
35
                      #210 startFP = 1'b1;
                      #200 startFP = 1'b0;
36
37
                      #210 startMul = 1'bl;
                     #200 startMul = 1'b0;
38
39
40
                     // Expected result =
    41
                     42
                     // dec: - 10.125
                     43
44
45
    中
                     // Actual result =
                     // IEEE-754 Floating Point:
46
47
                      // dec:
48
49
                      #10 XOR = ExpectedResult ^ result;
50
51
                      #300 $stop;
52
              end
53
      endmodule
54
                        (110000001... (1100000100000000
```

بخش سيزدهم : FPM V cmp Q TB

```
timescale lns/lns
     module FPM_V_cmp_Q_TB ();
                 reg clk, rst, inReady, resultAccepted, startFP, startMul;
                 reg [31:0] A, B;
                 wire doneFP_V, resultReady_V, inAccept_V, doneMul_V, doneFP_Q, resultReady_Q, inAccept_Q, doneMul_Q;
 8
                 wire [31:0] result_V, result_Q;
10
11
                 myFloatingPointMultiplierV mvFPMV (clk, rst,
12
                           A, B,
13
                           result_V,
                           inReady, resultAccepted, startFP, startMul, doneFP_V, resultReady_V, inAccept_V, doneMul_V);
14
15
16
17
18
19
20
                 myFloatingPointMultiplier mqFPM (clk, rst,
                           A, B,
                           result O.
                           inReady, resultAccepted, startFP, startMul, doneFP_Q, resultReady_Q, inAccept_Q, doneMul_Q);
21
22
23
                 initial begin
                           rst = 1'b1;
clk = 1'b0;
24
25
26
27
28
29
                           inReady = 1'b0;
startFP = 1'b0;
                           startMul = 1'b0:
                           resultAccepted = 1'b0;
30
31
32
                 initial #25 rst = 1'b0;
33
34
                 always #70 clk = ~clk;
35
36
                 initial begin
37
                           #25 inReady = 1'b1;
38
                           #5 A = 32'b1100000000010000000000000000000; // dec: - 2.25
39
                           #5 B = 32'b010000001001000000000000000000; // dec: + 4.5
40
                           #200 inReady = 1'b0;
41
                           #210 startFP = 1'bl;
                           #200 startFP = 1'b0;
42
                           #210 startMul = 1'b1;
#200 startMul = 1'b0;
43
44
45
46
                           #800 $stop;
49
      endmodule
```