

به نام خدا دانشگاه تهران پردیس دانشکدههای فنی دانشکده مهندسی برق و کامپیوتر



سیستم های دیجیتال 1

--- ECE 894 ---


استاد: پروفسور نوابی


Computer Assignment 2

محمدمهدی عبدالحسینی <u>810 198 434</u>

Part 1

THE MODIFIED VERSION OF 4TO1 MUX OF PART 3 OF CA1:





CALCULATING DELAY VALUES:

```
3-INPUTS NAND #(15,12) \rightarrow #(13.5)

4-INPUTS NAND #(20,16) \rightarrow #(18)

INVERTER: NOT #(5,7) \rightarrow #(6)


\rightarrow \rightarrow 4TO1 MUX DELAY VALUE = 13.5 + 18 + 6 = 37.5
```

ASSIGN STATEMENT:

TESTBENCH CODE:


```
1 'timescale lns/lns
 2 	♣ □ module mux4tolTB ();
               reg [3:0] AA = 0;
 4
               reg [1:0] SS = 0;
 5
               wire WW;
 6
               mux4tol MUX1(AA, SS, WW);
               initial begin
               #100 AA[0] = 1;
9
               #100 SS[0] = 1;
10
               #100 AA[1] = 1;
               #100 SS[0] = 0;
11
12
               #50 SS[1] = 1;
               #100 AA[2] = 1;
13
14
               #100 SS[0] = 1;
15
               #100 AA[3] = 1;
               #100 AA[3] = 0;
16
17
               #100 $stop;
18
               end
     endmodule
```

TESTBENCH SIMULATION RESULTS:



Part 2

4-BIT BARREL SHIFTER:



Shift Value N[1:0]	Shifted Output (SHO)			
00	A_3	A_2	A_1	A_0
01	A_0	A_3	A_2	A_1
10	A_1	A_0	A ₃	A_2
11	A_2	A_1	A_0	A_3

CALCULATING DELAY VALUES:

SAME AS THE 4TO1 MUX DELAY VALUE = **37.5**

(BECAUSE EACH 4TO1 MUX IS ON A SEPARATE PATH)

3


MAIN CODE:

```
`timescale lns/lns
     module barrelShifter (input [3:0] A, input [1:0] S, output [3:0] SHO);
  3
  4
                wire [3:0] J1, J2, J3, J4;
  5
                assign J1 = {A[2], A[1], A[0], A[3]};
  6
                mux4tol M1(J1, S, SHO[3]);
                assign J2 = {A[1], A[0], A[3], A[2]};
  7
               mux4tol M2(J2, S, SHO[2]);
 8
               assign J3 = {A[0], A[3], A[2], A[1]};
 9
               mux4tol M3(J3, S, SHO[1]);
 10
 11
               assign J4 = \{A[3], A[2], A[1], A[0]\};
 12
               mux4tol M4(J4, S, SHO[0]);
 13
14
      endmodule
```

TESTBENCH CODE:


```
'timescale lns/lns
     module barrelShifterTB ();
 3
               reg [3:0] AA = 0;
 4
               reg [1:0] SS = 0;
 5
               wire [3:0] SHOWW;
 6
               barrelShifter Bl (AA, SS, SHOWW);
               initial begin
 8
                #100 AA[0] = 1;
 9
                #100 SS[0] = 1;
10
                #100 SS[1] = 1;
11
               #100 SS[0] = 0;
12
                #100 AA[3] = 1;
13
               #100 SS[0] = 1;
14
               #100 $stop;
15
               end
      - endmodule
16
```

TESTBENCH SIMULATION RESULTS:



Part 3

16TO**1** MULTIPLEXER:



CALCULATING DELAY VALUES:

4TO1 MUX #(37.5)

→→→ 16TO1 MULTIPLEXER DELAY VALUE = 37.5 + 37.5 = **75**


MAIN CODE:

```
'timescale lns/lns
      module mux16tol (input [15:0] A, input [3:0] S, output w);
  3
  4
                wire y1, y2, y3, y4, y5, y6;
  5
                mux4tol M1 (A[15:12], S[1:0], y1);
  6
                mux4tol M2(A[11:8],S[1:0],y2);
  7
                mux4tol M3(A[7:4],S[1:0],y3);
  8
                mux4tol M4 (A[3:0], S[1:0], y4);
  9
                wire [3:0] J;
                assign J = \{y1, y2, y3, y4\};
 10
 11
                mux4tol M5(J,S[3:2],w);
 12
13
      - endmodule
```

TESTBENCH CODE:

```
'timescale lns/lns
     module mux16tolTB ();
 3
               reg [15:0] AA = 0;
 4
               reg [3:0] SS = 0;
 5
               wire WW;
 6
               mux16tol M16 (AA, SS, WW);
 7
     阜
               initial begin
 8
               #200 AA[2] = 1;
9
               #200 SS[1] = 1;
10
               #200 SS[2] = 1;
11
               #200 AA[6] = 1;
12
               #200 SS[3] = 1;
13
               #200 AA[14] = 1;
14
               #200 SS[2] = 0;
15
               #200 AA[10] = 1;
16
               #200 SS[1] = 0;
17
               #200 AA[8] = 1;
18
               #200 SS[0] = 1;
19
               #200 AA[9] = 1;
20
               #200 SS[3] = 0;
21
               #200 AA[1] = 1;
22
               #200 SS[2] = 1;
23
               #200 AA[5] = 1;
24
               #300 $stop;
25
               end
     endmodule
26
```

TESTBENCH SIMULATION RESULTS:



Part 4

16-BIT BARREL SHIFTER:

CALCULATING DELAY VALUES:

SAME AS THE 16TO1 MUX DELAY VALUE = **75**

(BECAUSE EACH PATH HAS ONLY ONE 16TO1 MUX)

MAIN CODE:

TESTBENCH CODE:

```
`timescale lns/lns
      module barrelShifter16BitTB ();
                reg [15:0] AA = 0;
               reg [3:0] SS = 0;
               wire [15:0] WW;
 5
  6
                barrelShifter16Bit BS16(AA, SS, WW);
                initial begin
 7
 8
                #200 AA[2] = 1;
                #200 SS[1] = 1;
 9
                #200 SS[2] = 1;
10
                #200 AA[6] = 1;
11
                #200 SS[3] = 1;
12
                #200 AA[14] = 1;
13
14
                #200 SS[2] = 0;
15
                #200 AA[10] = 1;
16
               #200 SS[1] = 0;
17
               #200 AA[8] = 1;
18
               #200 SS[0] = 1;
19
               #200 AA[9] = 1;
20
               #200 SS[3] = 0;
21
               #200 AA[1] = 1;
22
               #200 SS[2] = 1;
23
               #200 AA[5] = 1;
24
               #200 AA[0] = 1;
25
               #200 SS[3] = 1;
26
               #200 AA[1] = 1;
27
               #200 SS[0] = 0;
28
               #200 SS[1] = 1;
29
               #200 AA[2] = 0;
30
                #200 SS[0] = 1;
               #200 AA[3] = 1;
31
32
                #200 AA[8] = 0;
                #200 AA[9] = 1;
33
34
                #200 SS[2] = 0;
                #200 SS[1] = 0;
35
36
                #200 SS[0] = 0;
37
                #200 AA[3] = 1;
38
                #200 SS[0] = 1;
39
                #300 $stop;
40
                end
      endmodule
41
```

TESTBENCH SIMULATION RESULTS:

