Experiment 4

Accelerator and Wrappers

Abstract—This experiment focuses on the integration of hardware accelerators in a System on Chip (SoC). SoC is an integrated circuit that combines various components into a single chip, including a processor, memory, I/O ports, and accelerators. Accelerators are specialized units designed to execute specific tasks efficiently at high frequencies. In contrast to CPUs, which handle multiple operations within fixed time intervals, accelerators offer higher operational speeds due to their simpler datapaths. By offloading tasks to accelerators, the overall speed of the SoC can be increased. The experiment explores the concept of handshaking in SoCs and the principles of accelerators. It involves implementing an exponential accelerator on an FPGA, which allows the CPU to delegate tasks, perform parallel operations, and access results stored in memory. Detailed topics covered include the Exponential Accelerator Engine, Exponential Accelerator Wrapper, and the implementation of the accelerator on an FPGA.

1. EXPONENTIAL ENGINE

This module takes a 16-bit input "x" and generates a 16-bit output "Fractionalpart" along with a 2-bit "Integerpart,". The accelerator operates when a complete pulse is received on the "start" signal and sends a "done" signal to the processor upon completion. To ensure design accuracy, a Modelsim simulation is performed with a testbench containing various input values for "x". Then we synthesized The design using Quartus II Software.




Fig.1 exponential engine simulation




Fig.2 exponential engine synthesis report

Mohammad Mahdi Abdolhosseini 810198434

Homayoun Mohseni 810198464




Fig.3 exponential engine high level diagram



Fig.4 exponential engine maximum frequency report

The resulted maximum frequency is 117.14 MHz.

2. EXPONENTIAL ACCELERATOR WRAPPER

The accelerator wrapper addresses the issue of timing overhead between the high-frequency accelerator and the lowfrequency processor. By utilizing the free time, the accelerator can compute multiple exponential values, such as those required for the activation function in Deep Neural Networks. The wrapper implements a mathematical transformation that splits each input value into an integer and fractional part. The exponential function is then simplified using a shifter that shifts the fractional part by the integer value. The wrapper also includes tasks such as data loading, control signal generation, shift register operation, and FIFO storage. The controller manages the sequencing of calculations and data flow, while the FIFO stores the computed exponential values for later retrieval by the CPU. The design involves developing the state diagram and Verilog description for the controller, implementing the wrapper module, creating a testbench, and verifying the design with various input values, and finally, synthesizing the design.




Fig.5 controller state diagram




Fig.6 one_pulser state diagram



Fig.7 exponential accelerator simulation: batch 1




Fig.8 exponential accelerator simulation: batch 2




Fig.9 exponential accelerator simulation: batch 3

Below, we present the input and output values of the simulation.

batch 1:

inputs:

vi_in = 14

ui = 1 outputs:

wr data: 138430, 146210, 163110, 202994

batch 2:

inputs:

vi in = 24

ui = 0 outputs:

wr_data: 71972, 79046, 95347, 138731

batch 3:

inputs:

 $vi_in = 19$

ui = 0

outputs:

wr_data: 70581, 76018, 88183, 118663

We have verified that the achieved values precisely match the expected values.



Fig.10 exponential accelerator maximum frequency report

The resulted maximum frequency is 114.76 MHz.

3. IMPLEMENTING ACCELERATOR ON FPGA

In this phase, the wrapper design is synthesized and implemented on the FPGA. The synthesis report is included in the documentation. The wrapper's "done" signal is connected to LED[9], which will turn on after each round of estimating four values. The "start" pin of the wrapper is connected to SW[9] on the board, and it needs to be initiated at the beginning of each round. The fractional values (vi) are fed to the design using switches SW[8] to SW[3]. The most significant three bits of the fractional part are always set to zero. SW[2] and SW[1] are used for the integer part (ui), and SW[0] is used for the reset signal. The clock frequency of the wrapper is set to the 50 MHz clock of the FPGA. A one-pulser circuit, designed in a previous experiment, is used to generate the readreg signal for the FIFO. LEDs on the board are used to display the 21-bit result values, with one LED for "done," five LEDs for the integer part, and the remaining LEDs for the most significant bits of the fractional part. The design has been tested and delivered to the TAs.




Fig.11 top design diagram




Fig.12 exponential accelerator synthesis report




Fig.13 pin assignment