

## به نام خدا دانشگاه تهران پردیس دانشکدههای فنی دانشکده مهندسی برق و کامپیوتر



# سیستمهای دیجیتال 1

--- ECE 894 ---نيمسال دوم (99-00)

استاد: پروفسور نوابی

# **COMPUTER ASSIGNMENT 5**

State Machine Coding, Pre- and Post-Synthesis

> محمدمهدى عبدالحسينى <u>810 198 434</u>




DIGITAL SYSTEMS

# فهرست مطالب

1	بخش اول: moore
4	: بخ دوم: mealy
6	بخن موم: مقایسه

## بخش اول : moore

#### Moore 10010 :



#### Moore:

```
module Moore10010 (input clk, rst, j, output w);
 3
 4
               reg [2:0] ns, ps;
               parameter [2:0] A=3'b000, B=3'b001, C=3'b010, D=3'b011, E=3'b100, F=3'b101;
 5
 6
 7
               always @(ps,j) begin
 8
                       ns = A;
 9
                       case (ps)
                               A: ns=j ? B : A;
10
11
                               B: ns=j ? B : C;
                               C: ns=j ? B : D;
12
13
                               D: ns=j ? E : A;
                               E: ns=j ? B : F;
14
                               F: ns=j ? B : D;
15
16
                               default : ns = A;
17
                       endcase
18
               end
19
20
               assign w= (ps==F) ? 1'b1 : 1'b0;
21
               always @(posedge clk, posedge rst) begin
22
23
                       if (rst)
24
                               ps <= A;
25
                       else
26
                               ps <= ns;
27
               end
28
29
     endmodule
```


#### Moore TB:

```
pmodule Moore10010_TestBench ();
                   reg clk = 0;
reg rst = 0;
 4
5
6
                   reg j = 0;
                   wire w;
8
9
                   Moorel0010 M1 (clk, rst, j, w);
10
11
                   always #50 clk = ~clk;
12
                   initial begin
                   #180 j = 1;
#100 j = 0;
#100 j = 0;
13
14
15
16
17
                   #100 j = 1;
#100 j = 0;
#100 j = 0;
18
                   #100 j = 1;
#100 j = 0;
19
20
21
                   #200 $stop;
22
                   end
23
24
       L endmodule
```

#### TB:

/Moore 100 10_TestBench/dk	1						
/Moore 100 10_TestBench/rst	0						
/Moore 100 10_TestBench/j	0						
/Moore 100 10_TestBench/w	St0						

#### Quartus:



#### Moore Q TB:

```
'timescale lns/lns
         module Moore_Q_TestBench ();
                          reg clk = 0;
reg rst = 0;
                          reg j = 0;
                          wire w;
 10
 11
                          Moore_Q MR1 (clk, rst, j, w);
 12
                          always #50 clk = ~clk;
 13
                          initial begin
 14
                          initial begi

#180 j = 1;

#100 j = 0;

#100 j = 1;

#100 j = 0;


#100 j = 0;

#100 j = 0;

#100 j = 0;
 15
 16
17
 18
 19
 20
21
22
 23
 24
                          end
 25
          endmodule
26
```


#### TB:





# mealy : بخش دوم

## Mealy 10010:



#### Mealy:

```
module Mealy10010 (input clk, rst, j, output w);
               reg [2:0] ns, ps;
parameter [2:0] A=3'b000, B=3'b001, C=3'b010, D=3'b011, E=3'b100;
4
5
               always @(ps,j) begin
8
                        ns = A;
                        case (ps)
9
10
                                A: ns=j ? B : A;
                                B: ns=j ? B : C;
11
12
                                C: ns=j ? B : D;
13
                                D: ns=j ? E : A;
14
                                E: ns=j ? B : C;
15
                                default : ns = A;
16
                        endcase
17
18
19
               assign w = (ps==E) ? ~j : 1'b0;
20
               always @(posedge clk, posedge rst) begin
21
22
                        if (rst)
                                ps <= A;
23
24
                        else
25
                                ps <= ns;
26
               end
      endmodule
28
```


#### Mealy TB:

```
module Mealy10010_TestBench ();
4
               reg clk = 0;
5
               reg rst = 0;
6
               reg j = 0;
7
               wire w;
8
              Mealy10010 M2 (clk, rst, j, w);
9
10
11
              always #50 clk = ~clk;
12
               initial begin
               #180 j = 1;
13
               #100 j = 0;
14
15
               #100 j = 0;
16
               #100 j = 1;
17
               #100 j = 0;
               #100 j = 0;
18
19
               #100 j = 1;
20
               #100 j = 0;
               #200 $stop;
21
22
               end
23
24
       endmodule
```


#### TB:




#### Quartus:



#### Mealy Q TB:





### بخش سوم: مقايسه

```
`timescale lns/lns
 3
 4
     module Moore Mealy TestBench ();
5
 6
                reg clk = 0;
 7
                reg rst = 0;
8
                reg j = 0;
                reg XOR = 0;
10
                wire w_moore, wQ_moore, w_mealy, wQ_mealy;
11
                Moore10010 mrVS2 (clk, rst, j, w_moore);
12
13
                Moore_Q mrVS1 (clk, rst, j, wQ_moore);
14
                Mealy10010 mlVS2 (clk, rst, j, w_mealy);
15
                Mealy_Q mlVS1 (clk, rst, j, wQ_mealy);
16
17
               assign XOR = wQ_moore ^ wQ_mealy;
18
19
                always #50 clk = ~clk;
                initial begin
20
21
                #180 j = 1;
22
23
                #100 j = 0;
#100 j = 0;
                #100 j = 1;
24
25
                #100 j = 0;
                #100 j = 0;
#100 j = 1;
26
27
28
                #100 j = 0;
                #100 j = 0;
#100 j = 0;
29
30
31
                #100 j = 1;
32
                #100 j = 0;
33
                #200 $stop;
34
                end
35
36
      - endmodule
```