

به نام خدا دانشگاه تهران پردیس دانشکدههای فنی دانشکده مهندسی برق و کامپیوتر



سیستم های دیجیتال 1

--- ECE 894 ---

استاد: پروفسور نوابی


Computer Assignment 1

محمدمهدى عبدالحسينى 810 198 434

نيمسال دوم 1399 – 1400

: **1** سوال

Circuit diagram and worst-case delays:




2-input CMOS NAND gate:

```
module MyNAND (input a,b , output w);
               wire y;
               supplyl Vdd;
               supply0 Gnd;
               pmos # (5,6,7) Tl (w, Vdd, a);
               pmos # (5,6,7) T2 (w, Vdd, b);
               nmos # (3,4,5) T3 (y,Gnd,b);
               nmos # (3,4,5) T4 (w,y,a);
      endmodule
9
10
11
     module MyNAND2 (input a,b , output w);
12
               nand #(10,8) (w,a,b);
13
       endmodule
```


2-input CMOS NAND gate TestBench:

```
module MyNAND_TB ();
 2
                reg aa=0,bb=0;
 3
                wire ww;
                MyNAND CUT1 (aa, bb, ww);
 4
 5
                initial begin
 6
                #50 aa=1;
 7
                #50 bb=1;
 8
                #50 aa=0;
9
                #50 bb=0;
10
                #50 bb=1;
11
                #50 aa=1;
12
                #50 aa=0;
13
                #50 aa=1;
14
                #50 bb=0;
15
                #50 bb=1;
16
                #50 aa=0; bb=0;
17
                #50 aa=1; bb=1;
18
                #50 $stop;
19
                end
      - endmodule
20
```



. **2** سوال

CMOS Tri-State Buffer (functionality like NOTIF1 of SystemVerilog) using four transistors for the buffer and two for its inverter :



Verilog:


```
1
     module MyBuffer (input a,b , output w);
 2
                wire y1, y2, y3;
 3
                supplyl Vdd;
 4
                supply0 Gnd;
                pmos #(5,6,7) T1(y1,Vdd,a);
 5
 6
                pmos # (5,6,7) T2 (w, y1, y2);
 7
 8
                //inverter:
 9
                pmos # (5,6,7) T3(y2,Vdd,b);
10
                nmos # (3,4,5) T4 (y2, Gnd,b);
11
12
                nmos # (3,4,5) T5 (w, y3,b);
13
                nmos # (3,4,5) T6(y3,Gnd,a);
14
15
       endmodule
```

TestBench:


```
1
     module MyBuffer TB ();
 2
                reg aa=0,bb=0;
 3
                wire ww;
 4
                MyBuffer CUT1 (aa, bb, ww);
 5
                initial begin
 6
                #50 aa=1;
 7
                #50 bb=1;
 8
                #50 aa=0;
 9
                #50 bb=0;
10
                #50 bb=1;
11
                #50 aa=1;
12
                #50 aa=0;
13
                #50 aa=1;
                #50 bb=0;
14
15
                #50 bb=1;
16
                #50 aa=0; bb=0;
17
                #50 aa=1; bb=1;
18
                #50 $stop;
19
                end
20
       endmodule
```

سوال 3:


Circuit diagram and worst-case delays:



4-input NAND:



4-to-1 MUX with 2 Select input with NAND gates:



$$Wto1: 20 + 12 + 10 = 42$$

$$Wto0: 16+15+8=39$$

Verilog:

```
1
     module MyNAND 2 (input a,b , output w);
 2
                wire y;
 3
                supplyl Vdd;
 4
                supply0 Gnd;
 5
                pmos # (5, 6, 7) T1 (w, Vdd, a);
 6
                pmos # (5, 6, 7) T2 (w, Vdd, b);
 7
                nmos # (3,4,5) T3 (y, Gnd, b);
 8
                nmos # (3,4,5) T4 (w, y, a);
 9
      - endmodule
10
11
     module MyNAND 3 (input a,b,c, output w);
12
                wire y1, y2;
13
                supplyl Vdd;
14
                supply0 Gnd;
                pmos # (5,6,7) Tl(w, Vdd,a);
15
                pmos # (5, 6, 7) T2 (w, Vdd, b);
16
17
                pmos # (5,6,7) T3(w, Vdd,c);
                nmos # (3,4,5) T4 (w,yl,a);
18
19
                nmos #(3,4,5) T5(y1,y2,b);
20
                nmos # (3,4,5) T6 (y2, Gnd, c);
21
      - endmodule
22
23
     module MyNAND_4 (input a,b,c,d , output w);
24
                wire yl, y2, y3;
25
                supplyl Vdd;
26
                supply0 Gnd;
27
                pmos # (5,6,7) Tl (w, Vdd, a);
28
                pmos # (5,6,7) T2 (w, Vdd, b);
29
                pmos # (5,6,7) T3 (w, Vdd, c);
30
                pmos # (5,6,7) T4(w,Vdd,d);
31
                nmos # (3,4,5) T5 (w,y1,a);
32
                nmos # (3,4,5) T6(y1,y2,b);
33
                nmos \#(3,4,5) T7(y2,y3,c);
34
                nmos # (3,4,5) T8 (y3, Gnd, d);
35
      endmodule
36
     module MyMUX4_1 (input a,b,c,d,s1,s2 , output w);
37
38
                wire y1, y2, y3, y4, y5, y6;
39
                supplyl Vdd;
                supply0 Gnd;
40
41
                MyNAND_3 G1(a, y5, y6, y1);
42
                MyNAND_3 G2(b, y5, s2, y2);
43
                MyNAND 3 G3(c, y6, s1, y3);
44
                MyNAND 3 G4 (d, s1, s2, y4);
45
                MyNAND 2 G5(s1,s1,y5); //inverter
                MyNAND 2 G6(s2,s2,y6); //inverter
46
47
                MyNAND 4 G7 (y1, y2, y3, y4, w);
48
      endmodule
```

TestBench:

```
1
      F module MyMUX4_1_TB ();
 2 1
                  reg aa=0,bb=0,cc=0,dd=0,ss1=0,ss2=0;
 3
                   wire ww;
                  MyMUX4_1 CUT1(aa,bb,cc,dd,ss1,ss2,ww);
 4
                  initial begin
 5
 6.4
                   #50 aa=1;
 7
                   #50 bb=1;
 8
                  #50 aa=0;
9
                  #50 ss2=1;
10
                   #50 cc=1;
11
                   #50 bb=1;
12
                   #50 ss2=0;
13
                   #50 ssl=1;
14
                   #50 cc=0;
15
                   #50 dd=1;
16
                   #50 ss2=1;
17
                   #50 ssl=0; ss2=0;
18
                   #50 Satop;
19
                  end
20
    endmodule
MyMUX4_1_TB/aa

MyMUX4_1_TB/bb

MyMUX4_1_TB/cc

MyMUX4_1_TB/dd

MyMUX4_1_TB/ss1


MyMUX4_1_TB/ss2

MyMUX4_1_TB/sw
```

: **4** اسوال

Circuit diagram and worst-case delays:

4-to-1 MUX 2 select inputs using Tri-State Buffer:



MyBuffer #(16,20); MyInverter #6

Wto1: 16+6+16+6 = 44

Wto0: 20+6+20+6=52


=> MyBMUX4_1 #(44,52)

Verilog:

```
1
     module MyInverter (input a, output w);
 2
               supplyl Vdd;
 3
                supply0 Gnd;
 4
               pmos # (5,6,7) T1 (w, Vdd, a);
 5
               nmos # (3,4,5) T2 (w, Gnd, a);
     Lendmodule
 6
 7
8
     module MyBuffer (input a,b , output w);
9
               wire y1, y2, y3;
10
               supplyl Vdd;
11
               supply0 Gnd;
               pmos # (5,6,7) T1(y1,Vdd,a);
12
13
               pmos # (5, 6, 7) T2 (w, y1, y2);
14
15
               //inverter:
16
               pmos # (5,6,7) T3(y2,Vdd,b);
17
               nmos # (3,4,5) T4 (y2, Gnd, b);
18
               nmos # (3,4,5) T5 (w, y3,b);
19
20
               nmos # (3,4,5) T6 (y3, Gnd, a);
21
22
     - endmodule
23
24
     module MyBMUX4_1 (input a,b,c,d,s1,s2 , output w);
25
               wire y1, y2, y3, y4;
26
               supplyl Vdd;
27
               supply0 Gnd;
28
               MyBuffer Gl(a, yl, y2);
29
               MyBuffer G2(b, s2, y2);
30
               MyBuffer G3(c,y1,y3);
31
               MyBuffer G4(d, s2, y3);
32
               MyBuffer G5 (y2, y4, w);
33
               MyBuffer G6 (y3, s1, w);
34
               MyInverter G7(s2,y1);
35
               MyInverter G8(s1,y4);
36
      - endmodule
```


TestBench:

```
1
     module MyBMUX4_1_TB ();
 2
               reg aa=0,bb=0,cc=0,dd=0,ss1=0,ss2=0;
 3
               wire ww;
 4
               MyBMUX4_1 CUT1(aa,bb,cc,dd,ss1,ss2,ww);
 5
     白
               initial begin
 6
               #50 aa=1;
 7
               #50 bb=1;
8
               #50 aa=0;
9
               #50 ss2=1;
10
               #50 cc=1;
11
               #50 bb=1;
12
               #50 ss2=0;
13
               #50 ssl=1;
14
               #50 cc=0;
15
               #50 dd=1;
16
               #50 ss2=1;
17
               #50 ssl=0; ss2=0;
18
               #50 $stop;
19
     - endmodule
```




: **5** سوال

4-to-1 MUX 2-select inputs using NAND gates:



4-to-1 MUX 2-select inputs using Tri-State Buffer:



باتوجه به نتایج بدست آمده از شبیه سازی و همینطور بر اساس محاسبات تئوری میتوان گفت: بطور کلی استفاده از گیت های Tri-State Buffer برای ساخت delay ، 4-1MUX بیشتری ایجاد میکند. حال به بررسی تعداد ترانزیستورها در هر یک از مدارها میپردازیم:

4-to-1 MUX 2-select inputs using NAND gates:

Four 3-input NAND; every 3-input NAND includes 3 NMOS and 3 PMOS transistor.

Two 2-input NAND for inverter; every 2-input NAND includes 2 NMOS and 2 PMOS transistor.

One 4-input NAND; every 4-input NAND includes 4 NMOS and 4 PMOS transistor.

= > All NMOS: 4*3 + 2*2 + 4*4 = 32

= > All PMOS: 4*3 + 2*2 + 4*4 = 32

= > All Transistors: 64

4-to-1 MUX 2-select inputs using Tri-State Buffer:

seven Tri-State Buffer; every Tri-State Buffer includes 3 NMOS and 3 PMOS transistor.

Two Inverter; every Inverter includes 1 NMOS and 1 PMOS transistor.

= > AII NMOS: 7*3 + 2*1 = 23

= > All PMOS: 7*3 + 2*1 = 23

= > All Transistors: 46

تعداد ترانزیستورهای کمتر در MUX ساخته شده از Tri-State Buffer یک مزیت (از آنجا که مصرف delay میباشد. اما متاسفانه MUX ساخته شده از NAND gates میباشد. اما متاسفانه بیشتری بهمراه دارد!