## VHDL Code Simulation & Implementation in ISE Xilinx

12BIT Counter, Decode For 7Segment

**Mohammad Niknam** 


- هدف طراحی یک شمارنده است که مقادیر آن روی یک 7-SEGMENT نمایش داده می شود.

الف) یک شمارنده باینری 12 بیتی در VHDL توصیف کنید (شمارنده افزایشی است). عملکرد شمارنده همگام با لبه بالارونده پالس ساعت CLK است که اگر مقدار شمارنده به عدد 3EF هگزا دسیمال (معادل 999 دسیمال) برسد دوباره باید صفر شود. ورودی ریست RST سنکرون با پالس ساعت است که در صورت فعال شدن RST سنکرون با پالس ساعت است که در صورت فعال شدن ورودی LOAD (همگام با پالس ساعت) مقدار ورودی 12 بیتی با نام DA در شمارنده بارگذاری میگردد. برای نمایش خروجی این شمارنده به سه SEGMENT-7 نیاز داریم و خروجی ماژول شمارنده نیز 24 بیت برای هر 7-SEGMENT) است. برای دیکدر مداول جداگانه بنویسید و به تعداد لازم از آن در ماژول اصلی جایگذاری کنید (برای هر 4 بیت نیاز به یک دیکدر داریم). برای ارزیابی صحت عملکرد ماژول شمارنده یک تست بنچ نیز بنویسید. (10 نمره)

ب) این بار میخواهیم مقادیر نمایش داده شده روی SEGMENT-7 دسیمال باشند. مثلا اگر 12 بیت شمارنده 000010111000 باشد مقدار نمایش داده شده معادل دسیمال آن یعنی عدد 184 است (و نه 0B8 هگزادسیمال). برای این منظور یک ماژول دیکدر 12 BCD بیتی را به صورت جداگانه بنویسید و در ماژول اصلی جایگذاری کنید (واضح است که مقدار شمارنده باینری ورودی این ماژول است). برای ارزیابی صحت عملکرد ماژول شمارنده یک تست بنچ نیز بنویسید. (10 نمره)

سخت افزار به گونه ای طراحی شد که عملکرد موارد الف و ب تمرین را با هم انجام دهد

#### **Block Diagram:**



```
1
     library IEEE;
 2
     use IEEE.STD LOGIC 1164.ALL;
     use IEEE.NUMERIC_STD.ALL;
 4
 5
     ENTITY COUNTER 12BIT IS
         port(
 7
              CLK, RST, Load : IN STD LOGIC;
8
              DA : IN STD LOGIC VECTOR (11 downto 0);
9
              CNT BCD : OUT STD LOGIC VECTOR(11 downto 0);
10
11
              SS HEX a : OUT STD LOGIC VECTOR (3 downto 1);
                                                                         -- SS=7Segment
12
              SS_HEX_b : OUT STD_LOGIC_VECTOR(3 downto 1);
13
              SS HEX c : OUT STD LOGIC VECTOR (3 downto 1);
14
              SS_HEX_d : OUT STD_LOGIC_VECTOR(3 downto 1);
15
              SS_HEX_e : OUT STD_LOGIC_VECTOR(3 downto 1);
16
              SS_HEX_f : OUT STD_LOGIC_VECTOR(3 downto 1);
17
              SS HEX g : OUT STD LOGIC VECTOR (3 downto 1);
18
19
              SS_Decimal_a : OUT STD_LOGIC_VECTOR(3 downto 1);
              SS_Decimal_b : OUT STD_LOGIC_VECTOR(3 downto 1);
20
21
              SS_Decimal_c : OUT STD_LOGIC_VECTOR(3 downto 1);
              SS_Decimal_d : OUT STD_LOGIC_VECTOR(3 downto 1);
              SS_Decimal_e : OUT STD_LOGIC_VECTOR(3 downto 1);
SS_Decimal_f : OUT STD_LOGIC_VECTOR(3 downto 1);
SS_Decimal_g : OUT STD_LOGIC_VECTOR(3 downto 1));
23
24
25
26
27
     END COUNTER 12BIT;
28
29
     ARCHITECTURE Behavioral of COUNTER_12BIT is
30
          signal TMP1 : unsigned(11 downto 0);
31
         signal TMP2 : unsigned(11 downto 0);
32
33
         component Binary_To_7S_HEX is
              port (Binary: in std logic vector (3 downto 0);
34
35
                       a,b,c,d,e,f,g: out std logic);
36
         end component;
37
38
         component BCD To 7S Decimal is
39
         port (bcd: in std logic vector (3 downto 0);
40
                  a,b,c,d,e,f,g: out std logic);
41
         end component;
42
43
     begin
44
45
     Counter proc: process (CLK)
46
     begin
47
    if(CLK'event and CLK='1')then
48
         if (RST='1') then
49
              TMP1 <= (others => '0');
         elsif(Load='1') then
50
51
             TMP1 <= unsigned(DA);</pre>
52
         elsif(TMP1="001111100111") then
53
              TMP1 <= (others => '0');
54
         else
              TMP1 <= TMP1+"000000000001";</pre>
55
56
          end if;
57
     end if;
58
     end process;
59
```

```
74
      binary to bcd proc: process(TMP1)
 75
          variable bcd: unsigned(11 downto 0); --bcd vector, with 4 bits for each display
 76
          variable TMP: unsigned(11 downto 0); --auxiliary vector, to copy the input and
          operate with It
 78
          begin
 79
              bcd := (others => '0');
                                            -- ADDED for EVERY CONVERSION
              TMP := TMP1;
                                            -- ADDED for EVERY CONVERSION
 80
 81
 82
              for i in 0 to 11 loop
 83
 84
                  --bit shifting. Copy the bint MSB in the bcd LSB
 85
                  bcd(11 downto 0) := bcd(10 downto 0) & TMP(11);
                  TMP(11 downto 0) := TMP(10 downto 0) & '0';
 86
 87
                  if i < 11 and bcd(3 downto 0) > "0100" then
 89
                      bcd(3 downto 0) := bcd(3 downto 0) + 3;
 90
                  end if;
 91
                  if i < 11 and bcd(7 downto 4) > "0100" then
 92
                      bcd(7 downto 4) := bcd(7 downto 4) + 3;
 93
 94
                  if i < 11 and bcd(11 downto 8) > "0100" then
 95
                      bcd(11 downto 8) := bcd(11 downto 8) + 3;
 96
                  end if;
 97
 98
                  TMP2 <= bcd;
 99
              end loop;
100
      end process;
101
102
      CNT BCD <= std logic vector(TMP2);</pre>
103
      Binary_To_7S_HEX_1 : Binary_To_7S_HEX port map(Binary=>std_logic_vector(TMP1(3
104
      downto 0)), a=>SS_HEX_a(1), b=>SS_HEX_b(1), c=>SS_HEX_c(1), d=>SS_HEX_d(1),
      e=>SS_HEX_e(1), f=>SS_HEX_f(1), g=>SS_HEX_g(1));
Binary_To_7S_HEX_2 : Binary_To_7S_HEX_port_map(Binary=>std_logic_vector(TMP1(7)));
105
      downto 4), a=>SS HEX a(2), b=>SS HEX b(2), c=>SS HEX c(2), d=>SS HEX d(2),
      e=>SS_HEX_e(2), f=>SS_HEX_f(2), g=>SS_HEX_g(2));
      Binary_To_7S_HEX_3 : Binary_To_7S_HEX port map(Binary=>std_logic_vector(TMP1(11
106
      downto 8)), a=>SS HEX a(3), b=>SS HEX b(3), c=>SS HEX c(3), d=>SS HEX d(3),
      e=>SS_HEX_e(3), f=>SS_HEX_f(3), g=>SS_HEX_g(3);
107
108
      BCD To 7S Decimal 1 : BCD To 7S Decimal port map(BCD => std logic vector(TMP2(3
      downto 0)), a=>SS_Decimal_a(1), b=>SS_Decimal_b(1), c=>SS_Decimal_c(1),
      d=>SS_Decimal_d(1), e=>SS_Decimal_e(1), f=>SS_Decimal_f(1), g=>SS_Decimal_g(1));
      BCD To 7S Decimal 2 : BCD To 7S Decimal port map(BCD => std logic vector(TMP2(7
109
      downto 4)), a=>SS_Decimal_a(2), b=>SS_Decimal_b(2), c=>SS_Decimal_c(2),
      d=>SS Decimal d(2), e=>SS Decimal e(2), f=>SS Decimal f(2), g=>SS Decimal g(2));
110
      BCD_To_7S_Decimal_3 : BCD_To_7S_Decimal port map(BCD => std_logic_vector(TMP2(11
      downto 8)), a=>SS Decimal a(3), b=>SS Decimal b(3), c=>SS Decimal c(3),
      d=>SS Decimal d(3), e=>SS Decimal e(3), f=>SS Decimal f(3), g=>SS Decimal g(3));
111
112
      end Behavioral;
```

#### Counter process:

```
Counter_proc: process(CLK)
begin
if(CLK'event and CLK='l')then
   if(RST='l')then
      TMP1 <= (others => '0');
elsif(Load='l')then
      TMP1 <= unsigned(DA);
elsif(TMPl="001111100111")then
      TMP1 <= (others => '0');
else
      TMP1 <= TMPl+"000000000001";
end if;
end if;
end process;</pre>
```

#### Bainary To BCD process:

```
binary to bcd proc: process(TMP1)
   variable bcd: unsigned(11 downto 0); --bcd vector, with 4 bits for each display
   variable TMP: unsigned(11 downto 0); --auxiliary vector, to copy the input and operate with It
     TMP := TMP1;
                                -- ADDED for EVERY CONVERSION
     for i in 0 to 11 loop
        --bit shifting. Copy the bint MSB in the bcd LSB
        bcd(11 downto 0) := bcd(10 downto 0) & TMP(11);
        TMP(11 downto 0) := TMP(10 downto 0) & '0';
        if i < 11 and bcd(3 downto 0) > "0100" then
           bcd(3 downto 0) := bcd(3 downto 0) + 3;
        end if;
        if i < 11 and bcd(7 downto 4) > "0100" then
           bcd(7 downto 4) := bcd(7 downto 4) + 3;
        if i < 11 and bcd(11 downto 8) > "0100" then
           bcd(11 downto 8) := bcd(11 downto 8) + 3;
        end if;
        TMP2 <= bcd;
       end loop;
end process;
```

## Binary-to-BCD Converter

#### Double-Dabble Binary-to-BCD Conversion Algorithm

#### Basic Idea

- Y←X, X is a 4-bit binary number
  - Y is a 4-bit binary number (Binary to binary)  $\Rightarrow$  can be done by only shifting

ex: 1011 ← 1011 (shift left 4 times )	0  1					_
<ul> <li>Y is a BCD number (Binary to BCD)</li> </ul>						
∵X: 0000~1111,	U			>	(	
∴Y: 00~15 (two BCD digits, at least 5 bits))			1	0	1	1
ex: 01000 ← 1000		1	0	1	1	
? ← 1011 Shift left 🖵	1	0	1	1		
if $(U > 4)$ $U \leftarrow U*2+X[3]$	1 0	1	1			
then U=U+3;	0 1	1.	• •			
Shift left; Out	of r	an	g	2		

Υ

Χ

1 0 1

1

1 0 1

0

if (U > 4) then U will be Out of range after "shift left"

### Double-Dabble Binary-to-BCD Conversion Algorithm

#### Shift and Add-3 Algorithm (consider 8-bit binary)

- Shift the binary number left one bit.
- If 8 shifts have taken place, the BCD number is in the Hundreds, Tens, and Units column.
- If the binary value in any of the BCD columns is 5 3. or greater, add 3 to that value in that BCD column.
- Go to 1. 4.

Example:				8 b	1ts
Operation	Hundreds	Tens	Units	Bin	ary
HEX				F	F
Start				1 1 1 1	1 1 1 1

1 1 1 1 1 1 1 1 1

#### Steps to convert an 8-bit binary number to BCD

Operation	Hundreds	Tens	Units	Binary		
HEX				F	F	
Start				1 1 1 1	1 1 1 1	
Shift 1			1	1 1 1 1	1 1 1	
Shift 2			1 1	1 1 1 1	1 1	
Shift 3			1 1 1	1 1 1 1	1	
Add 3			1 0 1 0	1 1 1 1	1	
Shift 4		1	0 1 0 1	1 1 1 1		
Add 3		1	1 0 0 0	1 1 1 1		
Shift 5		1 1	0 0 0 1	1 1 1		
Shift 6		1 1 0	0 0 1 1	1 1		
Add 3		1 0 0 1	0 0 1 1	1 1		
Shift 7	1	0 0 1 0	0 1 1 1	1		
Add 3	1	0 0 1 0	1 0 1 0	1		
Shift 8	1 0	0 1 0 1	0 1 0 1			
BCD	2	5	5			

## Example of converting hex E to BCD

Operation	Tens	Units	Binary
HEX			E
Start			1 1 1 0
Shift 1		1	1 1 0
Shift 2		1 1	1 0
Shift 3		1 1 1	0
Shift 4		1 1 1 0	
6		0 1 1 0	
Add 6	1	0 1 0 0	
BCD	1	4	

## Steps to convert a 6-bit binary number to BCD

- 1. Clear all bits of z to zero
- 2. Shift *B* left 3 bits z[8:3] = B[5:0];
- 3. Do 3 times

if 
$$\frac{Units}{>} 4$$
  
then add 3 to  $Units$   
(note:  $Units = z[9:6]$ )  
Shift  $z$  left 1 bit

4. 
$$Tens = P[6:4] = z[12:10]$$
  
 $Units = P[3:0] = z[9:6]$ 


Operation	Tens	s Units Binary		
В			5 4 3 2 1 0	
HEX			3 F	
Start			1 1 1 1 1 1	
Shift 1		1	1 1 1 1 1	
Shift 2		1 1	1 1 1 1	
Shift 3		1 1 1	1 1 1	
Add 3		1 0 1 0	1 1 1	
Shift 4	1	0 1 0 1	1 1	
Add 3	1	1 0 0 0	1 1	
Shift 5	1 1	0 0 0 1	1	
Shift 6	1 1 0	0 0 1 1		
BCD	6	3		
Р	7 4	3 0		
Z	13 10	9 6	5 0	

#### How to implement?


#### Steps to convert a 6-bit binary number to BCD

1			- 4	9 1	1
(1	1	O1	1T	$^{\prime}$	()
' )		$\mathbf{U}\mathbf{I}$	IL		L /

Operation	Tens	Units	Binary
В			5 4 3 2 1 0
HEX			3 F
Start			1 1 1 1 1 1
Shift 1		1	1 1 1 1 1
Shift 2		1 1	1 1 1 1
Shift 3		1 1 1	1 1 1
Add 3		1 0 1 0	1 1 1
Shift 4	1	0 1 0 1	1 1
Add 3	1	1 0 0 0	1 1
Shift 5	1 1	0 0 0 1	1
Shift 6	1 1 0	0 0 1 1	
BCD	6	3	
Р	7 4	3 0	
Z	13 10	9 6	5 0




#### Truth table for Add-3 Module



$A_3$	$A_2$	A <sub>1</sub>	A <sub>0</sub>	S <sub>3</sub>	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>
A <sub>3</sub> 0 0 0 0 0 1 1 1 1 1 1	A <sub>2</sub> 0 0 0 1 1 1 0 0 1 1 1 1 1	A <sub>1</sub> 0 0 1 1 0 0 1 1 0 0 1 1 1 1 0 1 1 1 1 0 1 1 1 1 0 1 1 1 1 1 0 1	A <sub>0</sub> 01 01 01 01 01 01 01	S <sub>3</sub> 0 0 0 1 1 1 1 x x x x x x	S <sub>2</sub> 0 0 0 1 0 0 1 x x x x x	S <sub>1</sub> 0 0 1 1 0 0 1 1 0 0 X X X X X	S <sub>0</sub> 0 1 0 1 0 1 0 x x x x x

## K-Map for $S_3$



$$S_{3} = A_{3} + A_{2}A_{0} + A_{2}A_{1}$$

$$S_{2} = A_{3}A_{0} + A_{2}A_{1}'A_{0}'$$

$$S_{1} = A_{3}A_{0}' + A_{2}'A_{1} + A_{1}A_{0}$$

$$S_{0} = A_{3}A_{0}' + A_{3}'A_{2}'A_{0} + A_{2}A_{1}A_{0}'$$

```
library IEEE;
 2
     use IEEE.STD LOGIC 1164.ALL;
4
     -- common cathode 7Segment
5
6
     entity Binary To 7S HEX is
7
         port (Binary: in std logic vector (3 downto 0);
8
                 a,b,c,d,e,f,g: out std logic);
9
     end Binary_To_7S_HEX;
10
11
     architecture Behavioral of Binary To 7S HEX is
12
     signal TMP: std logic vector(6 downto 0);
13
14
     begin
15
    process(Binary)
17
     begin
18
         case Binary is
             when "0000" =>
19
                      TMP <= "11111110" ; -- 0 HEX
20
             when "0001" =>
21
                      TMP <= "0110000"; -- 1 HEX
             when "0010" =>
2.3
                      TMP <= "1101101" ; -- 2 HEX
24
             when "0011" =>
25
                      TMP <= "1111001"; -- 3 HEX
2.6
27
             when "0100" =>
28
                      TMP <= "0110011" ; -- 4 HEX
29
             when "0101" =>
30
                      TMP <= "1011011" ;
             when "0110" =>
31
                      TMP <= "10111111" ; -- 6 HEX
             when "0111" =>
33
                      TMP <= "1110001";
34
                                          -- 7 HEX
             when "1000" =>
35
                      TMP <= "11111111" ; -- 8 HEX
36
             when "1001" =>
37
38
                      TMP <= "1110011" ; -- 9 HEX
             when "1010" =>
39
                      TMP <= "1110111" ; -- A HEX
40
             when "1011" =>
41
                      TMP <= "0011111"; -- B HEX
42
             when "1100" =>
43
                      TMP <= "1001110";
44
                                          -- C HEX
             when "1101" =>
4.5
                      TMP <= "0111101";
                                          -- D HEX
47
             when "1110" =>
48
                      TMP <= "1001111" ; -- E HEX
49
             when "11111" =>
                      TMP <= "1000111" ; -- F HEX
50
51
             when others =>
                      TMP <= "0000000";
52
53
         end case;
54
     end process;
55
56
     a \leftarrow TMP(6);
    b \leq TMP(5);
57
     c \leq TMP(4);
58
59
     d \leq TMP(3);
     e \leq TMP(2);
     f \leq TMP(1);
     g \leq TMP(0);
63
64
     end Behavioral;
65
66
```

67

```
1
     library IEEE;
 2
     use IEEE.STD_LOGIC_1164.ALL;
3
4
     -- common cathode 7Segment
5
     entity BCD To 7S Decimal is
7
        port (bcd: in std logic vector (3 downto 0);
                 a,b,c,d,e,f,g: out std_logic);
8
9
     end BCD_To_7S_Decimal;
10
11
     architecture Behavioral of BCD To 7S Decimal is
12
     signal TMP: std logic vector(6 downto 0);
13
14
    begin
15
16
    process (bcd)
17
    begin
18
         case bcd is
19
             when "0000" =>
                     TMP <= "11111110" ; -- 0 decimal
20
             when "0001" =>
21
                     TMP <= "0110000" ; -- 1 Decimal
22
23
             when "0010" =>
                     TMP <= "1101101" ; -- 2 Decimal
24
             when "0011" =>
25
                     TMP <= "1111001" ; -- 3 Decimal
26
27
             when "0100" =>
28
                     TMP <= "0110011" ; -- 4 Decimal
29
             when "0101" =>
30
                     TMP <= "1011011" ; -- 5 Decimal
31
             when "0110" =>
                     TMP <= "10111111" ; -- 6 Decimal
32
33
             when "0111" =>
                     TMP <= "1110001" ; -- 7 Decimal
34
             when "1000" =>
35
                     TMP <= "11111111" ; -- 8 Decimal
36
37
             when "1001" =>
38
                     TMP <= "1110011" ; -- 9 Decimal
39
             when others =>
                     TMP <= "0000000";
40
41
        end case;
42
    end process;
43
44
    a \leftarrow TMP(6);
45
   b \leq TMP(5);
46
    c \leq TMP(4);
47
    d \leq TMP(3);
48
    e \leq TMP(2);
49
    f \leq TMP(1);
50
    g \leq TMP(0);
51
    end Behavioral;
52
53
54
55
```

#### Counter 12BIT TestBench:

```
1
     LIBRARY ieee;
2
     USE ieee.std logic 1164.ALL;
 3
4
     ENTITY COUNTER 12BIT TB IS
5
     END COUNTER 12BIT TB;
7
    ARCHITECTURE behavior OF COUNTER 12BIT TB IS
9
         COMPONENT COUNTER 12BIT
10
         PORT (
11
             CLK,RST,Load : IN STD_LOGIC;
             DA : IN STD LOGIC VECTOR (11 downto 0);
12
             CNT BCD : OUT STD LOGIC VECTOR (11 downto 0);
13
14
15
             SS HEX a : OUT STD LOGIC VECTOR (3 downto 1);
             SS HEX b : OUT STD LOGIC VECTOR (3 downto 1);
16
             SS HEX c : OUT STD LOGIC VECTOR (3 downto 1);
17
             SS HEX d : OUT STD LOGIC VECTOR (3 downto 1);
18
             SS HEX e : OUT STD LOGIC VECTOR (3 downto 1);
19
             SS HEX f : OUT STD LOGIC VECTOR (3 downto 1);
20
21
             SS HEX g : OUT STD LOGIC VECTOR (3 downto 1);
22
23
             SS Decimal a : OUT STD LOGIC VECTOR (3 downto 1);
24
             SS Decimal b : OUT STD LOGIC VECTOR (3 downto 1);
25
             SS Decimal c : OUT STD LOGIC VECTOR (3 downto 1);
26
             SS Decimal d : OUT STD LOGIC VECTOR (3 downto 1);
27
             SS Decimal e : OUT STD LOGIC VECTOR (3 downto 1);
             SS Decimal f : OUT STD LOGIC VECTOR (3 downto 1);
2.8
29
             SS Decimal g : OUT STD LOGIC VECTOR (3 downto 1));
        END COMPONENT;
30
31
32
        --Inputs
33
        signal CLK : std_logic := '0';
34
        signal RST : std_logic := '0';
35
        signal Load : std logic := '0';
36
        signal DA : std logic vector(11 downto 0) := (others => '0');
37
38
         --Outputs
         signal CNT BCD : STD LOGIC VECTOR(11 downto 0);
39
40
         signal SS HEX a : STD LOGIC VECTOR(3 downto 1);
41
         signal SS HEX b : STD LOGIC VECTOR(3 downto 1);
42
         signal SS HEX c : STD LOGIC VECTOR(3 downto 1);
43
         signal SS HEX d : STD LOGIC VECTOR(3 downto 1);
44
         signal SS HEX e : STD LOGIC VECTOR(3 downto 1);
45
         signal SS_HEX_f : STD_LOGIC_VECTOR(3 downto 1);
46
         signal SS HEX g : STD LOGIC VECTOR(3 downto 1);
47
48
49
         signal SS Decimal a : STD LOGIC VECTOR(3 downto 1);
         signal SS Decimal b : STD LOGIC VECTOR(3 downto 1);
50
         signal SS Decimal c : STD LOGIC VECTOR(3 downto 1);
         signal SS Decimal d : STD LOGIC VECTOR(3 downto 1);
53
         signal SS Decimal e : STD LOGIC VECTOR(3 downto 1);
54
         signal SS Decimal f : STD LOGIC VECTOR(3 downto 1);
55
         signal SS Decimal g : STD LOGIC VECTOR(3 downto 1);
56
57
```

#### Counter 12BIT TestBench:

```
74 BEGIN
 75
 76
              -- Instantiate the Unit Under Test (UUT)
 77
            uut: COUNTER 12BIT PORT MAP (
 78
                      CLK => CLK,
 79
                            RST => RST,
 80
                            Load => Load,
 81
                           DA => DA,
 82
                       CNT BCD => CNT BCD,
                            SS HEX a => SS HEX a,
 83
                            SS_HEX_b => SS_HEX_b,
 84
                            SS_HEX_c => SS_HEX_c,
 85
                            SS_HEX_d => SS_HEX_d,
 86
                           SS_HEX_e => SS_HEX_e,
SS_HEX_f => SS_HEX_f,
 87
 88
 89
                            SS_{HEX_g} => SS_{HEX_g}
 90
                            SS_Decimal_a => SS_Decimal_a,
                            SS_Decimal_d => SS_Decimal_d,
SS_Decimal_b => SS_Decimal_b,
SS_Decimal_c => SS_Decimal_c,
SS_Decimal_d => SS_Decimal_d,
SS_Decimal_e => SS_Decimal_e,
SS_Decimal_f => SS_Decimal_f,
SS_Decimal_f => SS_Decimal_f,
 93
 94
 95
 96
                            SS Decimal g \Rightarrow SS Decimal g
 97
                    );
 98
 99
           CLK <= not(CLK) after 10 ns;
             RST <= '1', '0' after 400 ns;
DA <= x"000", x"02D" after 900 ns;
Load <= '0', '1' after 920 ns, '0' after 1040 ns;
100
101
102
103
104
105
      END;
106
```


#### Simulation, just for Binary to BCD:



#### **Simulation:**



## COUNTER 12BIT



COUNTER\_12BIT

# Synthesize & RTL Schematic:

