



MAY 11-12

---

BRIEFINGS

# Hand Me Your SECRET, MCU!

Microarchitectural Timing Attacks on Microcontrollers are Practical

Cristiano Rodrigues | Sandro Pinto, PhD

(Centro ALGORITMI / LASI, Universidade do Minho)

# Hand Me Your SECRET, MCU!

## Microarchitectural Timing Attacks on Microcontrollers are Practical


Cristiano Rodrigues | Sandro Pinto, PhD

(Centro ALGORITMI / LASI, Universidade do Minho)



# Microarchitectural **SIDE-CHANNEL** Attacks





# Microarchitectural SIDE-CHANNELS


Servers, PCs, Mobile



intel.

AMD

arm



# Microarchitectural SIDE-CHANNELS


Servers, PCs, Mobile



intel.

AMD

arm



# Microarchitectural SIDE-CHANNELS


Servers, PCs, Mobile



intel®

AMD

arm



# Microarchitectural SIDE-CHANNELS

Servers, PCs, Mobile



intel®


AMD

arm

# Microcontrollers





arm



*Which unique microarchitectural elements on MCUs may create new channels, and how can they be used to mount effective attacks?*


Research  
Question






# Novel Channel

## BUS Interconnect




# BUS Interconnect

## Arbitration logic



# Hardware Gadgets


## Novel Concept




# Hardware Gadgets

## Smart Gadget Network


BUSTed  
Attack




# BUSTed Attack



**arm**  
**CORTEX®-M23**



**arm**  
**CORTEX®-M33**



# AGENDA

01

## Introduction

Motivation and Side-Channels “101”

02

## Hidden Threat

Novel Side-Channel Source: MCU Bus Interconnect

03

## “Toy” Example

Basic Attack Example

04

## BUSted Attack

Microarchitectural Side-Channel Attacks on MCUs

05

## “Live” Demo

Demo of BUSted Attack

06

## Summary

Responsible Disclosure and BH Sound Bytes

# Introduction

Motivation and Side-Channels “101”


Sound





Time

Heat

ACTION

Electromagnetic Emanations







“RSA Key Extraction via Low-Bandwidth Acoustic Cryptanalysis” by Daniel Genkin

"Lamphone: Passive Sound Recovery from a Desk Lamp's Light Bulb Vibrations" by Ben Nassi



# Lamphone Lightbulb Spies




MELTDOWN




SPECTRE

# TIMING DIFFERENCES






# Microarchitectural Attacks



# Microarchitectural Attacks





# APUs




Servers




Mobile

# MCUs



Drones



Wearables

---

PCs




# Computing spectrum


Appliances



Hardware Wallets




# APUs




Computing  
spectrum

# MCUs



Drones



Wearables




Appliances




Hardware Wallets

# APUs




Computing  
spectrum

# MCUs



Drones




Wearables




Appliances




Hardware Wallets







Intel Skylake Microarchitecture

Arm Cortex-M33 Microarchitecture




# Arm Cortex-M33 Microarchitecture




[1] - Meltdown: Reading Kernel Memory from User Space

[2] - Arm Cortex-M33 Processor Datasheet



- L1 - |





- L1-I
- L1-D





- L1-I
- L1-D
- L2





- L1-I
- L1-D
- L2
- TLBs




- L1-I
- L1-D
- L2
- TLBs
- BP





- L1-I
- L1-D
- L2
- TLBs
- BP
- OoO



- L1-I
- L1-D
- L2
- TLBs
- BP
- OoO





- L1-I
- L1-D
- L2
- TLBs
- BP
- OoO





## • Fetch

- L1-I
- L1-D
- L2
- TLBs
- BP
- OoO



- Fetch
- Decode

- L1-I
- L1-D
- L2
- TLBs
- BP
- OoO




- Fetch
- Decode
- Execute

# Microcontrollers




arm




# Hidden Threat

Novel Side-Channel Source: MCU Bus Interconnect


# MCU Bus Interconnect as a Threat




# MCU Bus Interconnect as a Threat




# MCU Bus Interconnect as a Threat




# MCU Bus Interconnect as a Threat




# MCU Bus Interconnect as a Threat




# MCU Bus Interconnect as a Threat




# MCU Bus Interconnect as a Threat



# MCU Bus Interconnect as a Threat



# MCU Bus Interconnect as a Threat




**STM32L073 (M0+)**

**STM32L552 (M33)**

**STM32L412 (M4)**


**STM32L767 (M7)**




**STM32L552 (M33)**

**STM32L412 (M4)**




**STM32L767 (M7)**







STM32L412 (M4)





STM32L767 (M7)



**STM32L767 (M7)**




# MCU Channels




# APU Channels

Skylake TLB Channel




Arm Cortex-A9 L1-I Channel




# “Toy” Attack

Basic Attack Example


# Attack Overview – The Basics




# Attack Overview – The Basics




# Attack Overview – The Basics




# Attack Overview – The Basics




# Attack Overview – The Basics




# Attack Overview – The Basics




# Attack Overview – The Basics




# Attack Overview – The Basics




# Attack Overview – The Basics




# Attack Overview – The Basics




# Attack Overview – The Basics




# Attack Overview – The Basics




# Attack Overview – The Basics




# Attack Overview – The Basics




# Attack Overview – Toy Example




# Attack Overview – Toy Example




# Attack Overview – Toy Example




# Attack Overview – Toy Example




# Attack Overview – Toy Example




# Attack Overview – Toy Example




# Attack Overview – Toy Example




# Attack Overview – Toy Example




# Attack Overview – Toy Example




# Attack Overview – Toy Example



# Attack Overview – Toy Example




# Attack Overview – Toy Example




	Code	Clock	t	t+1	t+2	t+3	t+4	t+5	t+6
	cmp r3, #0	1 clk	If	cmp					
	beq.n ELSE	3 clk (else), 1 clk (if)	Trace	---	---	---	X		
IF:	movs r3, #1	1 clk							
	str r3, [r7, #0]	1 clk							
	b.n END	2 clk							
ELSE:	movs r3, #0	1 clk	Else						
	str r3, [r7, #0]	1 clk	Trace						
END:	nop	1 clk							


# Attack Overview – Toy Example




# Attack Overview – Toy Example




# Attack Overview – Toy Example




# Attack Overview – Toy Example




# Attack Overview – Toy Example




# Attack Overview – Toy Example




# Attack Overview – Toy Example




# Attack Overview – Toy Example




# Attack Overview – Toy Example




# Attack Overview – Toy Example




# Attack Overview – Toy Example




# Attack Overview – Toy Example




# Attack Overview – Toy Example




# Attack Overview – Toy Example




	cmp r3, #0	1 clk
	beq.n ELSE	3 clk (else), 1 clk (if)
IF:	movs r3, #1	1 clk
	str r3, [r7, #0]	1 clk
	b.n END	2 clk
ELSE:	movs r3, #0	1 clk
	str r3, [r7, #0]	1 clk
END:	nop	1 clk



# Attack Overview – Toy Example




# Attack Overview – Toy Example






**SECRET = 1**


# BUSted


Microarchitectural Side-Channel Attacks on MCUs






























Cortex-M


























# Challenges




# Challenges

Spy




# Challenges


Spy



Victim




Spy      Victim




# Challenges


Spy



Victim




Spy




# Challenges


Spy



Victim



Spy




No Difference




# Challenges


Spy



Victim



Spy






No Difference



# Challenges




**C1 - The bus is a stateless component;**




No Difference



# Challenges






# Challenges






Dual-Core, Spy Always Executing

# Challenges






Always Spying




# Challenges






# Challenges






# Challenges




# Challenges



# Challenges






# Challenges



Different States



# Challenges






Single-Core MCU!!!



# Challenges

C1 - The bus is a stateless component;




Single-Core MCU!!!



# Challenges

**C1 - The bus is a stateless component;**

**C2 - No concurrent execution between Spy and Victim (single-core);**



Single-Core MCU!!!




# Challenges

**C1** - The bus is a stateless component;

**C2** - No concurrent execution between Spy and Victim (single-core);

**C3** - Victim execution cannot be interrupted;



Single-Core MCU!!!




# Challenges




- C1** - The bus is a stateless component;
- C2** - No concurrent execution between Spy and Victim (single-core);
- C3** - Victim execution cannot be interrupted;
- C4** - Spy only has one chance to steal the secret.

Single-Core MCU!!!






# Solution




Single-Core MCU!!!

# Solution




Single-Core MCU!!!

# Solution




Single-Core MCU!!!

# Solution




MCUs Have a lot of Peripherals!!

# Solution




Group Some Peripherals!!

# Solution






Interconnect the Peripherals!!

# Solution






Voilà!!! Hardware Gadgets!

# Solution






Always Spying

# Solution






Always Spying

# Solution



Always Spying

# Solution



Different States




# Challenges

- C1** - The bus is a stateless component;
- C2** - No concurrent execution between Spy and Victim (single-core);
- C3** - Victim execution cannot be interrupted;
- C4** - Spy only has one chance to steal the secret.


# Challenges

- ✓ C1 - The bus is a stateless component;
- ✓ C2 - No concurrent execution between Spy and Victim (single-core);
- ✓ C3 - Victim execution cannot be interrupted;
- ✓ C4 - Spy only has one chance to steal the secret.


# Hardware Gadgets




# Hardware Gadgets




# Hardware Gadgets




# Hardware Gadgets



# Hardware Gadgets




# Hardware Gadgets




# Hardware Gadgets

Normal Operation




# Hardware Gadgets

Normal Operation




# Hardware Gadgets

Normal Operation




# Hardware Gadgets


Normal Operation



# Hardware Gadgets




# Hardware Gadgets




# Hardware Gadgets

CONTENTION!!




# Hardware Gadgets

CONTENTION!!




# Hardware Gadgets

CONTENTION!!




# Hardware Gadgets

CONTENTION!!




# Hardware Gadgets

CONTENTION!!




Interrupt  
(Detection)

# BUSted Attack



# BUSted Attack




```
signed int read_keypad(void){  
    int is_pressed, mask = 0x1;  
    int new_key_state = get_keypad_state();  
    for (int key = 0; key < KYPD_NB_KEYS; key++){  
        is_pressed = (new_key_state & mask) & ~(key_state & mask);  
        if (is_pressed)  
            pin[pin_idx++] = key;  
        else  
            dummy_pin[dummy_pin_idx++] = key;  
        dummy_pin_idx = 0;  
        mask <<= 1;  
    }  
    key_state = new_key_state;  
    return (4 - pin_idx);  
}  
  
void read_pin(){  
    signed int pin_len = PIN_LEN;  
    while(pin_len>0)  
        pin_len = read_keypad();  
}
```

Code based in Sancus and Texas Reference Implementation of a Keypad [1,2]

[1] [https://github.com/sancus-tee/vulcan/blob/master/demo/ecu-tcs/sm\\_tcs\\_kypd.c](https://github.com/sancus-tee/vulcan/blob/master/demo/ecu-tcs/sm_tcs_kypd.c)

[2] Implementing An Ultra-Low-Power Keypad Interface With MSP430™ MCUs

# BUSted Attack



```
signed int read_keypad(void){  
    int is_pressed, mask = 0x1;  
    int new_key_state = get_keypad_state();  
    for (int key = 0; key < KYPD_NB_KEYS; key++){  
        is_pressed = (new_key_state & mask) & ~key_state & mask);  
        if (is_pressed)  
            pin[pin_idx++] = key;  
        else  
            dummy_pin[dummy_pin_idx++] = key;  
        dummy_pin_idx = 0;  
        mask <<= 1;  
    }  
    key_state = new_key_state;  
    return (4 - pin_idx);  
}  
  
void read_pin(){  
    signed int pin_len = PIN_LEN;  
    while(pin_len>0)  
        pin_len = read_keypad();  
}
```

Annotations on the right side of the code:


- read key (grey box)
- if branch (leak) (pink box)
- else branch (grey box)
- for loop (grey box)
- while loop (grey box)

Code based in Sancus and Texas Reference Implementation of a Keypad [1,2]


[1] [https://github.com/sancus-tee/vulcan/blob/master/demo/ecu-tcs/sm\\_tcs\\_kypd.c](https://github.com/sancus-tee/vulcan/blob/master/demo/ecu-tcs/sm_tcs_kypd.c)

[2] Implementing An Ultra-Low-Power Keypad Interface With MSP430™ MCUs


# BUSTed Profiling




# BUSted Profiling




# BUSted Profiling




# BUSted Profiling




# BUSted Profiling




# BUSted Profiling




# BUSted Profiling




# BUSted Profiling




# BUSted Profiling




# BUSted Profiling




# BUSted Profiling




# BUSted Exploitation




# BUSted Exploitation




# BUSted Exploitation




# BUSted Exploitation



# BUSted Exploitation




# BUSted Exploitation



# “Live” Demo

Demo of BUSted Attack

# Under the hood



# “Live” Demo

```
[INF] Starting bootloader
[INF] Swap type: none
[INF] Swap type: none
[INF] Bootloader chainload address offset: 0x13000
[INF] Jumping to the first image slot
[Sec Thread] Secure image initializing!
TF-M isolation level is: 0x00000002
Booting TFM v1.4.0
Non-Secure system starting

Jumping to S World
*****
Entering Read Keypad Secure Service
4-digit Secure PIN = 5 8 6 3
Leaving Read Keypad Secure Service
*****
Stolen PIN  = 5 8 6 3
Non-Secure end operations
█
```

# Summary

---

Responsible Disclosure, and Black Hat Sound Bytes


We have introduced the concept of **hardware gadgets** and presented **BUSted**, the **1<sup>st</sup> microarchitectural side-channel attack** exploiting **TrustZone-M** devices.

# Responsible Disclosure

# Responsible Disclosure



# Responsible Disclosure



# BH Sound Bytes

1. We **debunked** the common belief that MCUs are not **vulnerable** to **microarchitectural side-channel attacks**.
2. We presented a new **class** of software-based **microarchitectural side-channel attacks** affecting MCUs
3. We provided a **reference attack** that **bypasses** the TEE (TrustZone-M) of modern Armv8-M MCUs (Cortex-M33), **breaking all memory isolations!!**

# THANK YOU!

Cristiano Rodrigues | Sandro Pinto, PhD  
(Centro ALGORITMI / LASI, Universidade do Minho)

**[id9492@alunos.uminho.pt](mailto:id9492@alunos.uminho.pt)**

**LinkedIn** - <https://www.linkedin.com/in/cristiano-rodrigues-msc-engineer/>  
**ResearchGate** - <https://www.researchgate.net/profile/Cristiano-Rodrigues-10>  
**Github** - <https://github.com/ESCristiano>

**[sandro.pinto@dei.uminho.pt](mailto:sandro.pinto@dei.uminho.pt)**

**LinkedIn** - <https://www.linkedin.com/in/sandro-pinto-phd-40535455/>  
**ResearchGate** - [https://www.researchgate.net/profile/Sandro\\_Pinto2](https://www.researchgate.net/profile/Sandro_Pinto2)  
**Github** - <https://github.com/sandro2pinto/>

Q & A