## **INTRODUCTION**

In this semester we learned system-level modeling using systemc. Systemc is a set of c++ classes and micros which provide simulation interface.

## LANGUAGE FEATURES

systemc comprises of the following features:

### Modules

Modules are the basic building blocks of a system design hierarchy. A system model usually consists of several modules which communicate via ports.

#### **Ports**

Ports allow communication from inside a module to the outside(usually to other modules) via channels.

## **Exports**

Exports incorporate channels and allow communication from inside a module to the outside (usually to other modules).

#### Processes

Processes are the main computation elements. They are concurrent

#### Channels

Channels are the communication elements. They can be be either simple wires or complex communication mechanisms like FIFOs or bus channels. The channels are:

- signal
- buffer
- FIFO
- mutex
- semaphore

#### Interfaces

Ports use interfaces to communicate with channels

## **Events**

Events allow synchronization between processes and must be defined during initialization

## SYSTEMC PROJECT 1

in this project I was supposed to modify the design of the 1 by 2 decoder to 2 by 4 decoder.

## TRUTH TABLES

1 by 2 decoder


Α	$D_1$	$D_{o}$
0	0	1
1	1	0

2 by 4 decoder

$A_1$	$A_0$	$D_3$	$D_2$	$D_1$	$D_0$
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

## **MODULES**

The module diagram is as shown below:



- driver: this module produced the input signals for the decoder.
- Decoder: implemented the working of the decoder

• monitor: displayed the variation of signals in the program.

#### **FILES DESCRIPTION**

#### driver2.h

This file defined the driver module

I declared two output ports of type bool named d a0 and d a1.

The function drive was to run in a while loop sending a combination of 1s and 0s to the decoder module.

## decoder2.h

This file defined the decoder module

I declared two input ports of type bool as a0 and a1 and four output ports as d0.d1.d2.d3.

The implementation of the decode function is as follows:

- if input a0 was 0 and input a1 0,output d1,d2, and d3 were to be 0 and d0 to be 1.
- if input a0 was 1 and input a1 0, output d0,d2 and d3 were to be 0 and d1 to be 1.
- if input a0 was 0 and input a1 1, output d0,d1 and d3 were to be 0 and d2 to be 1.
- if input a0 was 1 and input a1 1, output d0,d1 and d2 were to be 0 and d3 to be 1.

#### monitor2.h

This file defined the monitor module

I declared six input ports of type bool as m\_a0,m\_a1,m\_d0,m\_d1,m\_d2 and m\_d3

the function monita was to output the values read from the ports.

## decoder2.cc

this file implemented the connection between the three modules.

I defined six signals of type bool as in1,in2, out1, out2,out3 and out4.

I connected the corresponding ports as shown in the diagram above using the signals.


I also declared a trace file ft and a timing diagram file called timing\_diagram to be used in the simulation.

#### makefile

This file automated the process of compiling the different files and linking their object files into an executable called decoder.


### **SIMULATION**

For the simulation I used gtkwave and the output is as shown below.



#### RESULTS FROM THE SIMULATION

The results from the simulation are as shown below:




## **SYSTEMC PROJECT 2**

In this project, I was supposed to design a sequential circuit of my choice using systems and simulate it. I chose an S-R flip-flop as my circuit.

## SEQUENTIAL CIRCUIT DIAGRAM


The circuit diagram for the sequential circuit is shown below:



#### **MODULES**

The module diagram is as shown below:

I used vi as my c++ editor and g++ as the compiler. The module diagram is as shown below:



- driver: this modules produced the input signals for the flip flop
- flip: this module implemented the working of the flip flop
- monitor: this module displayed the variation of signals present in the program

#### FILES DECRIPTION

For this project, I used five different files to make the sequential circuit. These are

### driver\_seq.h

This file defined the driver module

I declared three output ports of type bool as d s, d r and d e.

I named the only function as drive and it was supposed to run in a while loop sending a combination of 1 and 0 to the flip module with a wait of 5ns.

## seque.h

This file defined the flip module.

I declared three output ports of type bool as s, e and r and two output ports of of type bool as g and g not.

I declared the function as flip do and its operation is as follows:

- 1. read the signals from s and e, carry out the boolean and on them, do the boolean not on the result and store in a temporary variable temp1.
- 2. read the signals from e and r, carry out the boolean and on them, do the boolean not on the result and store the result in a temporary variable temp2.
- 3. read the signal from q\_not, do the boolean and with variable temp1, do the boolean not on the result and store the result in variable q.
- 4. read the signal from q, do the boolean and with variable temp2, do the boolean not on the result and store the result in variable q not.

#### monitor seq,h

This file defined the monitor module

I declared five input ports of type bool as m e,m s,m r, m q and m q not.

The function monita was to output the values read from this ports

#### seque.cc

This file implemented the connection between the three modules.

I declared five signals of type bool as in s,in e,in r,out g and out g not.

I connected the corresponding ports as shown in the diagrams using the signals.


I also declared a trace file ft and a timing diagram file called timing\_diagram to be used in the simulation.

#### makefile

This file automated the process of compiling the different files and linking their object files into an executable called seque.

## **SIMULATION**

For the simulation I used gtkwave and the output is as shown below.




## **EXPECTED RESULTS**

The theoretical expected results from the simulation is as shown in the table below.

Inputs		Outputs				
E	S	R	Q <sub>0+1</sub>	— Q,,,,	Comments	
1	0	0	Q.	Q.	No change	
1	0	1	0	1	Rset	
1	1	0	1	0	Set	
1	1	1	x	x	Indeterminate	

#### RESULTS FROM THE SIMULATION

The results from the simulation are as shown below



## **OBSERVATION**

In the first project, the results from the simulation were the same as those in the truth table.

The project was successfully done.

The results from the simulation in project 2 were not fully the same as the expected results. There was some variation. This source of this error is the implementation of the flip do method in seque.h file.

## **CONCLUSION**

The objective of the unit was to teach me the skills of system modeling using systemc. Although in the last project the obtained results varied from the expected results I was still successful in learning how to use the systemc libraries to model various systems and do interpretation from the results obtained after simulation with gtkwave accordingly.