Skip to content
Merged
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
9 changes: 8 additions & 1 deletion src/design_notebooks/2024fall/zf2179.md
Original file line number Diff line number Diff line change
Expand Up @@ -25,4 +25,11 @@ Project work:

I finished lab 2 this week, and review some basic verilog content like how to use clock to indicate when will the program start and how to assign output based on the what the input is.

The verilog grammar struggle me for a while since I haven't touch it for the entire summer so I have to look up in the internet to check how to write the correct verilog code. Also, I spent some time with understanding what the question is asking for, and eventually I think I figure it out? Maybe.
The verilog grammar struggle me for a while since I haven't touch it for the entire summer so I have to look up in the internet to check how to write the correct verilog code. Also, I spent some time with understanding what the question is asking for, and eventually I think I figure it out? Maybe.

## week 6 of 11 October 2024

Project work:
* [onboarding lab 3](https://github.com/BenFeng666/onboarding-lab-3): working on it

Working on lab 3, and had some issues with the testing process. And dicussed with Vito, he said the VM is too old and helped me set up my WSL instead. Unfortunately the WSL also doesn't work so Vito is trying to figure out the issue in WSL and hopefully it will work soon.