Skip to content

docs(dn): Simon Hu 9/21/25 #387

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 1 commit into from
Sep 23, 2025
Merged

docs(dn): Simon Hu 9/21/25 #387

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
9 changes: 9 additions & 0 deletions src/design_notebooks/2025fall/yh4970.md
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,5 +1,14 @@
# Simon Hu - Design Notebook (Fall 2025)

## Week 2 (Sep 15- Sep 21)
- Read Risc 16 datasheet
- Understood Program counter
- Wrote code for p.c. of Risc 16
- Compared the code with group partners
- Uploaded the code to github repo
(https://github.com/1fHu/ProcessorDesign/blob/main/pc16.v)
- Finished HDLBits Vector

## Week 1 (Sep 9–Sep 14)
- Doing onboarding and finshed repo setup
- finished HDLBits Getting Started and Verilog language basics