Chapter 5 - Process Design Kit (PDK)

Course authors (Git file)



- What is a PDK?
- Open-Source PDK and GitHub
- 3 Content of the PDK ihp-sg13g2
- File formats
- 5 Example: Cell AO21
- Ruleset documents



Section 1

What is a PDK?



Wikipedia definition

A process design kit (PDK) is a set of files used within the semiconductor industry to model a fabrication process for the design tools used to design an integrated circuit. The PDK is created by the foundry defining a certain technology variation for their processes. . . .

... The designers use the PDK to design, simulate, draw and verify the design before handing the design back to the foundry to produce chips. The data in the PDK is specific to the foundry's process variation and is chosen early in the design process, influenced by the market requirements for the chip. An accurate PDK will increase the chances of first-pass successful silicon.

Source: https://en.wikipedia.org/wiki/Process_design_kit



Open-source viewpoint

- Semicondutcor industry started to integrate open-soruce.
- Open-source PDKs created by Semiconductor Fabs were a "missing link" between:
 - Open-source EDA tools a(RTL-to-GDS) and
 - Microchip production (GDS-to-Chip)
- Since there is open-source PDKs, the growth of the open-source ecosystem is measurable.
- Many of the tools have been the classical "one-person maintainted" open-source projects. It is getting better.



In the context of this course

The PDK (ihp-sg13g2) integrates seemless (to the user) into the OpenROAD flow scripts toolchain.

We have seen reference points from the tools onto the PDK in:

- the configuration files
- the structure of the design directories
- some Variables



Naming

PDKs sometimes are refered to as:

- Process design kits
- Process node
- Technology node
- Technology



Section 2

Open-Source PDK and GitHub



Difference from closed source

With publishing a PDK under a open-source license, the development from there on becomes a worldwide visible joint effort. The number of contributors and authors of the PDK can only increase from here on.



Collaborative workflow in GitHub

Some of the main principles of open-source are the permissions to use, study, change and re-distribute the published code and data according to the license. This leads to a open collaboration in which everyone can participate.

GitHub enables a workflow that was designed and build with these principles and opportunities in mind. A good starting point to explore the open collaboration in the IHP PDK are

- Issues (open and closed)
- Pull requests (open and closed)

The topics and discussions that you can read and study there will draw a picture of how the process of open collaboration works for the PDK.



Issues open




Figure 1: Issues open



Issues closed




Figure 2: Issues clsoed



Pull requests closed




Figure 3: Pull requests closed



License file

The IHp open-source PDK is published with an Apache 2.0 license:

https://github.com/IHP-GmbH/IHP-Open-PDK/blob/main/LICENSE

Apache 2.0 is a permissive open-source license. Read more about different open-source licenses here:

https://choosealicense.com/licenses/

Tip:

Know about the permissions, conditions and limitations of the licenses you are using for your projects!



Section 3

Content of the PDK ihp-sg13g2



The README

The Readme file in the PDKs repository is the starting point for information about the content of the PDK.

https://github.com/IHP-GmbH/IHP-Open-PDK/blob/main/README.md




Figure 4: Readme



Project roadmap

A GANTT chart of the roadmap for the open-source PDK is available under this weblink. It shows the projects timeline (2022 - 2026):

https://github.com/IHP-GmbH/IHP-Open-PDK/blob/main/ihp-sg13g2/libs.doc/roadmap/open_PDK_gantt.png



Figure 5: Gantt chart



Cells in the PDK

There are four different sets of cells (or devices) in the PDK:

- Base cellset with limited set of standard logic cells
 - CDL, GDSII, LEF, Tech LEF
 - Liberty, SPICE Netlist, Verilog
- IO cellset
 - GDSII, LEF, Liberty (dummy), SPICE Netlist
- SRAM cellset
 - CDL, GDSII, LEF, Liberty, Verilog
- Primitive devices
 - GDSII




Other data in the PDK

- KLayout tool data:
 - layer property and tech files
 - DRC rules (minimal set)
 - PyCells
 - initial version of the wrapper API
 - sample cells
- Pcells (for reference only) libs.tech/pycell
- MOS/HBT/Passive device models for ngspice/Xyce
- xschem: primitive device symbols, settings and testbenches
- OpenEMS: tutorials, scripts, documentation
- SG13G2 Process specification & Layout Rules
- MOS/HBT Measurements in MDM format
- Project Roadmap Gantt chart



Layer stack

IHP sg13g2 Layers in a picture.





Design rules

- The DRC (design rules check) with ORFS happens in KLayout.
- The data for the minimal and maximal checks is here:

https://github.com/IHP-GmbH/IHP-Open-PDK/tree/main/ihp-sg13g2/libs.tech/klayout/tech/drc






Figure 7: DRC files lydrc for KLayout



Layout versus Schematic

- The LVS check with ORFS happens in KLayout.
- The data for the LVS is here:

https://github.com/IHP-GmbH/IHP-Open-PDK/tree/main/ihp-sg13g2/libs.tech/klayout/tech/lvs






Figure 8: LVS files lylvs for KLayout



Section 4

File formats



List of file types and formats

CDL: Circuit design language Link

LEF: Library Exchange Format Link

TechLEF: Technology LEF Link

GDS II: Graphic data system II Link

lib: Liberty timing and power file Link

sym: Xscheme schematics file Link

lyp: Layer properties file (KLayout)

lyt: Technology mapping file (KLayout)

lydrc: DRC rules file (KLayout)

lylvs: LVS rule deck (KLayout)



Section 5

Example: Cell AO21



Cell AO21: GDS in KLayout




Figure 9: Cell AO21 GDS



Cell AO21: VERILOG HDL language

```
// type: AO21
       timescale 1ns/10ps
       celldefine
4 5 6 7 8 9 10 11 12 13 14 15 16 17
      module sg13g2 a21o 1 (X, A1, A2, B1);
          output X:
          input A1, A2, B1;
           // Function
           wire int fwire 0:
           and (int fwire 0, A1, A2);
           or (X, int fwire 0, B1);
           // Timing
           specify
                (A1 => X) = 0;
               (A2 => X) = 0:
18
19
20
21
22
23
24
25
               if (A1 == 1'b1 & A2 == 1'b0)
                    (B1 => X) = 0:
                if (A1 == 1'b0 & A2 == 1'b1)
                    (B1 => X) = 0:
               ifnone (B1 \Rightarrow X) = 0:
           endspecify
      endmodule
       endcelldefine
```

Cell AO21: SPICE Netlist

```
* Library name: sg13g2 stdcell
     * Cell name: sg13g2 a21o 1
     * View name: schematic
     * Inherited view list: spectre cmos sch cmos.sch schematic veriloga ahdl
 5
6
7
      pspice dspf
     .subckt sg13g2 a21o 1 A1 A2 B1 VDD VSS X
     XNO net1 A1 net2 VSS sg13 lv nmos w=640.00n l=130.00n ng=1 ad=0 as=0 pd=0 ps=0 m=1
    XN1 net2 A2 VSS VSS sg13 lv nmos w=640.00n l=130.00n ng=1 ad=0 as=0 pd=0 ps=0 m=1
    XN2 net1 B1 VSS VSS sg13 lv nmos w=640.00n l=130.00n ng=1 ad=0 as=0 pd=0 ps=0 m=1
10
    XN3 X net1 VSS VSS sg13 lv nmos w=740.00n l=130.00n ng=1 ad=0 as=0 pd=0 ps=0 m=1
11
    XPO net1 B1 net3 VDD sg13 lv pmos w=1.000u l=130.00n ng=1 ad=0 as=0 pd=0 ps=0 m=1
12
    XP1 net3 A1 VDD VDD sg13 lv pmos w=1.000u l=130.00n ng=1 ad=0 as=0 pd=0 ps=0 m=1
13
    XP2 net3 A2 VDD VDD sg13 ly pmos w=1.000u l=130.00n ng=1 ad=0 as=0 pd=0 ps=0 m=1
14
    XP3 X net1 VDD VDD sg13 lv pmos w=1.12u l=130.00n ng=1 ad=0 as=0 pd=0 ps=0 m=1
15
     ends
16
     * End of subcircuit definition.
```



Cell AO21: Circuit design language


```
Library Name: sg13g2 stdcell
     * Cell Name: sg13g2 a21o 1
     * View Name:
                     schematic
5
6
7
8
     .SUBCKT sg13g2 a21o 1 A1 A2 B1 VDD VSS X
     *. PININFO A1: I A2: I B1: I X:O VDD: B VSS: B
    MNO net1 A1 net2 VSS sg13 lv nmos m=1 w=640.00n l=130.00n ng=1
10
    MN1 net2 A2 VSS VSS sg13 lv nmos m=1 w=640.00n l=130.00n ng=1
11
    MN2 net1 B1 VSS VSS sg13 lv nmos m=1 w=640.00n l=130.00n ng=1
12
    MN3 X net1 VSS VSS sg13 ly nmos m=1 w=740.00n l=130.00n ng=1
13
    MPO net1 B1 net3 VDD sg13 ly pmos m=1 w=1.000u l=130.00n ng=1
    MP1 net3 A1 VDD VDD sg13 lv pmos m=1 w=1.000u l=130.00n ng=1
15
    MP2 net3 A2 VDD VDD sg13 lv pmos m=1 w=1.000u l=130.00n ng=1
16
    MP3 X net1 VDD VDD sg13 ly pmos m=1 w=1.12u l=130.00n ng=1
17
     . ENDS
```




Cell AO21: LEF

```
MACRO sg13g2 a21o 1
 2
       CLASS CORE :
       ORIGIN 0 0 ;
       FOREIGN sg13g2 a21o 1 0 0 ;
 5
6
7
8
9
       SIZE 3.36 BY 3.78 :
       SYMMETRY X Y :
       SITE CoreSite :
       PIN A2
         DIRECTION INPUT :
10
11
12
         USE SIGNAL :
         ANTENNAMODEL OXIDE1 :
            ANTENNAGATEAREA 0.2132 LAYER Metal1 :
13
         PORT
14
15
16
17
            LAYER Metal1 :
              RECT 2.81 0.405 3.215 0.965 :
         END
       END A2
18
       PIN A1
19
20
21
         DIRECTION INPUT :
         USE SIGNAL ;
         ANTENNAMODEL OXIDE1 :
22
23
            ANTENNAGATEAREA 0.2132 LAYER Metal1 :
         PORT
24
25
            LAYER Metal1 ;
              RECT 2.215 1.565 2.545 2 :
26
         END
```

Cell AO21: Schematic in XScheme







Liberty files

- Liberty files (.lib) contain information about timing, power and temperature of the cells.
- The ihp130-sg13g2 PDK contains six different Liberty files for the standard cells.
- These six files are categorized by nominal voltages and nominal temperatures:

Liberty file	Voltage	Temperature
sg13g2_stdcell_fast_1p32V_m40C.lib	1.32 V	-40° C
sg13g2_stdcell_fast_1p65V_m40C.lib	1.65 V	-40° C
sg13g2_stdcell_slow_1p08V_125C.lib	1.08 V	125° C
sg13g2_stdcell_slow_1p35V_125C.lib	1.35 V	125° C
sg13g2_stdcell_typ_1p20V_25C.lib	1.20 V	25° C
sg13g2_stdcell_typ_1p50V_25C.lib	1.50 V	25° C

There are .lib file for RAM macros and io cells too.



Cell AO21: Liberty description

- The cell AO21 (first cell in the standard cell library list) has 622 lines of data in the lib file.
- The cell description contains:
 - First comes the leakage power for the whole truth table on the inputs.
 - After that each pin gets described with its timing and power characteristics
 - The order of the pins starts with the output. Order: X, A1, A2, B1



Cell AO21: Liberty file extract:

```
cell (sg13g2 a21o 1) {
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
          area: 12.7008;
           cell_footprint : "AO21";
          cell leakage power: 158.343;
          leakage_power () {
             value : 163.606;
             when: "!A1&!A2&!B1":
          pin (X) {
             direction : "output";
             function : "((A1*A2)+B1)":
          pin (B1) {
19
20
21
22
             direction : "input";
             max_transition : 2.5074;
```

Section 6

Ruleset documents



Layout rules document

https://github.com/IHP-GmbH/IHP-Open-PDK/tree/main/ihp-sg13g2/libs.doc/doc



Figure 11: Layour rules document



Process specification document

https://github.com/IHP-GmbH/IHP-Open-PDK/tree/main/ihp-sg13g2/libs.doc/doc



Figure 12: Process specification

