Chapter 7 - OpenROAD flow scripts

Course authors (Git file)



- 1 Introduction
- ORFS Tutorial
- Multiple runs
- 4 Structure of flow directories
- 5 TCL Console and commands
- 6 Reports
- 7 Logs



Introduction



Introduction

What happend on the way to here:

- GDS-2-RTL: OpenROAD
- OpenROAD flow scripts (ORFS) overview
- ORFS flow steps and flow components
- First run of the flow scripts
- A Dive into the PDK (Klayout)
- Analysing: Heatmaps and more (ORFS GUI)

NOW:

- One day of using ORFS
- Getting a hands on with important data and features.



ORFS Tutorial



ORFS Tutorial

There is a good tutorial about ORFS in the official documentation:

https://openroad-flow-scripts.readthedocs.io/en/latest/tutorials/FlowTutorial.html

The ORFS online-tutorial was not written for the use with the IHP PDK especially, but we can adopt this easily.



=



OpenROAD Flow Scripts Tutorial

Introduction

This document describes a tutorial to run the complete OpenROAD flow from RTL-to-GDS using OpenROAD Flow Scripts. It includes examples of useful design and manual usage in key flow stages to help users gain a good understanding of the OpenROAD application flow, data organization, GUI and commands.

This is intended for:

- Beginners or new users with some understanding of basic VLSI design flow. Users will learn the basics of installation to use OpenROAD-flow-scripts for the complete RTL-to-GDS flow from here.
- Users already familiar with the OpenROAD application and flow but would like to learn more about specific features and commands.

:≡ Contents

Introduction

User Guidelines

Getting Started

Configuring The Design

Running The Automated RTL-to-GDS Flow

Viewing Results And Logs

OpenROAD GUI

Understanding and Analyzing

OpenROAD Flow Stages and Results Troubleshooting Problems

Figure 1: ORFS Online Tutorial



Multiple runs



Caveats of multiple runs in ORFS

- ORFS does not handle multiple runs for a single design.
- The design run must be cleared with make clear_all, before a new runs can be started.
- !!! The previous data from the previous run will be lost.

Side feature:

• A run can start over where you left it.



Workaround for saving the design data

- After a design run:
 - Rename the results directory to something different:
 - flow/results/ihp-sg13g2/designname/base
 - flow/results/ihp-sg13g2/designname/base_old_1
 - Rename the reports directory to somethins different:
 - flow/reports/ihp-sg13g2/designname/base
 - flow/reports/ihp-sg13g2/designname/base_old_1
- With the start of the next run (make):
 - The original directory gets created again.
- Repeat that before every new run of the same design.



Reviewing the older design data

- The command make gui_final only works on the enabled design (Makefile, DESIGN_CONFIG)
- To load an older design from a renamed folder, run openroad -gui
- This opens an empty GUI and you can load a GDS into it.
- This can be done multiple times in parallel.



Structure of flow directories



Structure of flow directories

Inside the flow directory:

```
flow$ ls

Makefile platforms test
designs reports tutorials
results util logs
objects scripts
```

- Makefile: Runs the RTL-2-GDS toolchain with a design
- platforms: Technology nodes and PDKs
- **designs**: Source and configuration files of the designs
- reoprts: Generated report files from the design runs
- results: Generated result files from the design runs



TCL Console and commands



TCL Console and commands

At the bottom of the OpenROAD GUI is the TCl command console.

Type help into the console to get a list of the available commands and their syntax.

Some commands that were already used in this couse:

- save_image
- report_design_area
- report_power
- report_worst_slack



Reports



Reports

- Reports get generated for each design run.
- The reports are stored in the reports directory.
- These are the report files for the gcd example:

```
reports/jhp-sg13g2/gcd/base$ ls
2 floorplan final.rpt
                       6 finish.rpt
                                               final resizer.webp
3 detailed place.rpt
                       congestion.rpt
                                               final routing.webp
3 resizer.rpt
                       cts core clock.webp
                                               grt antennas.log
4 cts final.rpt
                       drt antennas.log
                                              synth check.txt
5 global place.rpt
                       final clocks, webp
                                               synth stat.txt
5_global_route.rpt
                        final_ir_drop.webp
                                              VDD . rpt
5 route drc.rpt
                        final placement webp
                                              VSS.rpt
```



Logs



Logs

 $\bar{1}\bar{1}$

14

- Logs get generated for each design run.
- The logs are stored in the logs directory.
- These are the log files for the gcd example:

```
logs/ihp-sg13g2/gcd/base$ ls
 23
    1_1_yosys_canonicalize.log
                                 2 6 floorplan pdn.ison
                                                             4 1 cts.log
    1 1 vosys hier report.log
                                  2 6 floorplan pdn.log
                                                             5 1 grt.ison
    1 1 vosvs.log
                                  3 1 place gp skip io.ison
                                                             5 1 grt.log
    2_1_floorplan.json
                                  3_1_place_gp_skip_io.log
                                                             5_2_route.json
    2 1 floorplan.log
                                  3_2_place_iop.json
                                                             5 2 route.log
    2 2 floorplan io.ison
                                  3 2 place iop.log
                                                             5 3 fillcell.ison
    2 2 floorplan io.log
                                  3_3_place_gp.json
                                                             5 3 fillcell.log
10
    2 3 floorplan tdms.ison
                                 3 3 place gp.log
                                                             6 1 fill.ison
    2 3 floorplan tdms.log
                                  3 4 place resized ison
                                                             6_1_fill.log
12
    2 4 floorplan macro, ison
                                  3 4 place resized log
                                                             6 1 merge log
13
    2 4 floorplan macro.log
                                 3 5 place dp.ison
                                                             6 report.ison
    2 5 floorplan tapcell.ison
                                 3 5 place dp.log
                                                             6 report.log
15
    2 5 floorplan tapcell.log
                                 4 1 cts.ison
```

Results



Results

11

12

15

- Results (mostly odb, GDS) get generated for each design run.
- The results are stored in the results directory.
- These are the result files for the gcd example:

```
flow/results/ihp-sg13g2/gcd/base$ ls
    1 1 vosvs.v
                                3 3 place gp.odb
                                                        6 1 fill.sdc
    1 synth.rtlil
                                3 4 place resized.odb
                                                        6 1 fill.v
    1 synth.sdc
                                3 5 place dp.odb
                                                        6 1 merged.gds
    1_synth.v
                                3_place.odb
                                                        6 final def
    2 1 floorplan.odb
                                3 place sdc
                                                        6 final.gds
    2 2 floorplan io.odb
                                4 1 cts.odb
                                                        6 final.odb
    2 3 floorplan tdms.odb
                                4 cts.odb
                                                        6 final.sdc
10
    2 4 floorplan macro.odb
                                4 cts.sdc
                                                        6 final.spef
    2 5 floorplan tapcell.odb
                                5 1 grt.odb
                                                        6 final v
    2 6 floorplan pdn.odb
                                5 2 route.odb
                                                        clock period.txt
13
    2 floorplan.odb
                                5 3 fillcell.odb
                                                        keep_hierarchy.tcl
14
    2 floorplan.sdc
                                5 route.odb
                                                        mem.ison
    3_1_place_gp_skip_io.odb
                                5_route.sdc
                                                        route.guide
16
    3 2 place iop.odb
                                6 1 fill.odb
                                                        updated clks.sdc
```



Basic design initialization



Design configuration (config.mk)

config.mk from the ibex example:

https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts/blob/master/flow/designs/sky130hd/ibex/config.mk

Tutorial about the design configuration;

https://openroad-flow-scripts.readthedocs.io/en/latest/tutorials/FlowTutorial.html#design-configuration



Variable Name	Description
PLATFORM	Specifies Process design kit.
DESIGN_NAME	The name of the top-level module of the design
VERILOG_FILES	The path to the design Verilog files or JSON files providing a description of modules (check yosys -h write_json for more details).
SDC_FILE	The path to design sdc file
CORE_UTILIZATION	The core utilization percentage.
PLACE_DENSITY	The desired placement density of cells. It reflects how spread the cells would be on the core area. $1 =$ closely dense. $0 =$ widely spread

Figure 2: Design config variables



Clock constraints (constraints.sdc)

constraints.sdc from the ibex example:

```
current_design ibex_core

set clk_name core_clock
set clk_port_name clk_i
set clk_period 10.0
set clk_io_peri 0.2

set clk_port [get_ports $clk_port_name]

create_clock -name $clk_name -period $clk_period $clk_port

set non_clock_inputs [lsearch -inline -all -not -exact [all_inputs] $clk_port]

set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_name $non_clock_inputs
set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [all_outputs]
```

https://openroad-flow-scripts.readthedocs.io/en/latest/tutorials/FlowTutorial.html#timing-constraints

Design Verilog input

https://openroad-flow-scripts.readthedocs.io/en/latest/tutorials/FlowTutorial.html#design-input-verilog

These are the Verilog files of the ibex design example:

```
flow/designs/src/ibex$ ls
 1
2
3
    ibex alu.v
                                 ibex ex block.v
                                                          ibex register file ff.v
                                                                                        prim ram 1p.v
    ibex branch predict.v
                                 ibex fetch fifo.v
                                                          ibex register file fpga.v
                                                                                        prim secded 28 22 dec.v
    ibex compressed decoder.v
                                 ibex icache.v
                                                          ibex register file latch.v
                                                                                        prim secded 28 22 enc.v
     ibex controller.v
                                 ibex id stage.v
                                                          ibex wb stage.v
                                                                                        prim secded 39 32 dec.v
     ibex core.v
                                 ibex if stage.v
                                                          LICENSE
                                                                                        prim secded 39 32 enc.v
                                 ibex load_store_unit.v
    ibex counter.v
                                                          prim badbit ram 1p.v
                                                                                        prim secded 72 64 dec.v
     ibex cs registers.v
                                 ibex multdiv fast.v
                                                          prim clock gating.v
                                                                                        prim secded 72 64 enc.v
10
    ibex csr.v
                                 ibex multdiv slow.v
                                                          prim generic clock gating.v
                                                                                        prim xilinx clock gating.v
11
    ibex decoder.v
                                 ibex pmp.v
                                                          prim generic ram 1p.v
                                                                                        README, md
12
    ibex dummy instr.v
                                 ibex prefetch buffer.v
                                                          prim_lfsr.v
```



Design tweaking



Design tweaking

- OpenROAD is build on many different tools
- It does not feel consistent to configure the tools.
- To find and understand the possiblities of improving a design via tweaking one must read the documentation of the tools.
- It might take some time to become comforatable with tweaking.
- Don't give up!

In the following we present

some easy tweaking possibilities to start with



Synthesis AREA or SPEED

https://openroad-flow-scripts.readthedocs.io/en/latest/tutorials/FlowTutorial.html#area-and-timing-optimization

In a nutshell:

- Set ABC_SPEED=1 or ABC_AREA=1 in the config.mk
- Rerun.



Density

In a nutshell:

- Change the PLACE_DENSITY value in the config
- Value between 0.2 and 0.95
- Rerun

export PLACE_DENSITY ?= 0.88



CORE_UTILIZATION

In a nutshell:

- Change the CORE_UTILIZATION value in the config
- Value between 20 and 80
- Rerun

export CORE_UTILIZATION = 45



Example for Utilization and Density with the ibex design

In the ORFS tutorial is a tweak example with these two variables:

https://openroad-flow-scripts.readthedocs.io/en/latest/tutorials/FlowTutorial.html # defining-placement-density

Read how this should change the GDS.



Further reading on the topic

• The chapters in the ORFS tutorial starting here:

https://openroad-flow-scripts.readthedocs.io/en/latest/tutorials/FlowTutorial.html#underst anding-and-analyzing-openroad-flow-stages-and-results

- Synthesis Explorations
- Floorplanning
- IO Pin Placement
- Power Planning And Analysis
- Macro or Standard Cell Placement
- Timing Optimizations
- Clock Tree Synthesis
- ...

