Chapter 04 - OpenROAD first run - TRAINING - Bonus

Course authors (Git file)



- IBEX RISC-V design
- 2. Integrate a new design into OpenROAD flowscripts



Another example from ORFS

Task: Build another example from the flow script designs:

- The IBEX RISC-V example.
- Modify and follow the steps from the common training for this task.



2. Integrate a new design into OpenROAD flowscripts

In this training session you will integrate a new design for using it with OpenROAD flowscripts.

You can either:

- Have your own design ready.
- Take an opensource design from someone else.



Pick a design to integrate

Task: Choose a design

- LFSR from earlier?
- TinyTapeOut design? (See earlier Bonus Training)
- Write a new Verilog file with your own design idea.



Create a new design in ORFS

Task: Insert a new design

- In the flow/designs/src directory: create new design
- Create or copy Verilog to there
- In the flow/designs/ihp-sg13g2 directory: create a new design(same name as in src)
- Create or copy the config.mk and constraints .sdc from the gdc example to there
- Modify both files to match the Verilog src file and top module.



Makefile

Task: Enable the design

- Navigate to the /flow folder
- Edit the Makefile:
 - Uncomment the line with your choosen DESIGN_CONFIG from ihp-sg13g2. In this case you must create a new line

```
DESIGN_CONFIG = ./ designs/ihp-sg13g2/<your design >/ config .mk
```

 Re-comment the previous uncommented line with DESIGN_CONFIG. For example the gcd on SKY130 design:

```
1 # DESIGN_CONFIG = ./ designs/asap7/gcd/config.mk
```

• The line with the default design does not need to be commented. This only applies when no previous line with DESIGN_CONFIG is set.

Run

Task: Run ORFS with the design

• Run make from inside the /flow folder.



Success

• The choosen design should finish after a while and a lot of console output with a table (time/memory) like this:

```
1 Log Elapsed seconds Peak Memory/MB
```

CONGRATS! Your design got build to a GDS!

