

Chapter 04 - OpenROAD first run

Course authors (Git file)



1 Doing this chapter

2 The Makefile

3 The designs to run



Section 1

Doing this chapter



Doing this chapter

- This chapter is mostly a training.
- We will try to get our first results (GDS files).
- There are example designs available.
- You can start your own design.



Section 2

The Makefile



The Makefile

Let's have a look into the Makefile first.



The flow steps

The Makfile (in the `/flow` directory) contains all the flow steps in the same order we already have seen:

```
# =====
# <SYNTHESIS>
# =====
1# .PHONY: sv
2# 
3# 
4# 
5# 
6# 
7# 
8# 
9# 
10# 
11# 
12# 
13# 
14# 
15# 
16# 
17# 
18# 
19# 
20# 
21# 
22# 
23# 
24# =====
25# <FLOORPLAN>
26# =====
27# .PHONY
28# 
29# 
30# 
31# 
32# 
33# 
34# =====
35# <PLACE>
36# =====
37# .PHONY
38# 
39# 
40# 
41# 
42# 
43# 
44# 
45# 
46# 
47# 
48# 
49# 
50# 
51# 
52# 
53# 
54# 
55# 
56# 
57# 
58# 
59# 
60# 
61# 
62# 
63# 
64# 
65# 
66# 
67# 
68# 
69# 
70# 
71# 
72# 
73# 
74# 
75# 
76# 
77# 
78# 
79# 
80# 
81# 
82# 
83# 
84# 
85# 
86# 
87# 
88# 
89# 
90# 
91# 
92# 
93# 
94# 
95# 
96# 
97# 
98# 
99# 
100# 
101# 
102# 
103# 
104# 
105# 
106# 
107# 
108# 
109# 
110# 
111# 
112# 
113# 
114# 
115# 
116# 
117# 
118# 
119# 
120# 
121# 
122# 
123# 
124# 
125# 
126# 
127# 
128# 
129# 
130# 
131# 
132# 
133# 
134# 
135# 
136# 
137# 
138# 
139# 
140# 
141# 
142# 
143# 
144# 
145# 
146# 
147# 
148# 
149# 
150# 
151# 
152# 
153# 
154# 
155# 
156# 
157# 
158# 
159# 
160# 
161# 
162# 
163# 
164# 
165# 
166# 
167# 
168# 
169# 
170# 
171# 
172# 
173# 
174# 
175# 
176# 
177# 
178# 
179# 
180# 
181# 
182# 
183# 
184# 
185# 
186# 
187# 
188# 
189# 
190# 
191# 
192# 
193# 
194# 
195# 
196# 
197# 
198# 
199# 
200# 
201# 
202# 
203# 
204# 
205# 
206# 
207# 
208# 
209# 
210# 
211# 
212# 
213# 
214# 
215# 
216# 
217# 
218# 
219# 
220# 
221# 
222# 
223# 
224# 
225# 
226# 
227# 
228# 
229# 
230# 
231# 
232# 
233# 
234# 
235# 
236# 
237# 
238# 
239# 
240# 
241# 
242# 
243# 
244# 
245# 
246# 
247# 
248# 
249# 
250# 
251# 
252# 
253# 
254# 
255# 
256# 
257# 
258# 
259# 
260# 
261# 
262# 
263# 
264# 
265# 
266# 
267# 
268# 
269# 
270# 
271# 
272# 
273# 
274# 
275# 
276# 
277# 
278# 
279# 
280# 
281# 
282# 
283# 
284# 
285# 
286# 
287# 
288# 
289# 
290# 
291# 
292# 
293# 
294# 
295# 
296# 
297# 
298# 
299# 
300# 
301# 
302# 
303# 
304# 
305# 
306# 
307# 
308# 
309# 
310# 
311# 
312# 
313# 
314# 
315# 
316# 
317# 
318# 
319# 
320# 
321# 
322# 
323# 
324# 
325# 
326# 
327# 
328# 
329# 
330# 
331# 
332# 
333# 
334# 
335# 
336# 
337# 
338# 
339# 
340# 
341# 
342# 
343# 
344# 
345# 
346# 
347# 
348# 
349# 
350# 
351# 
352# 
353# 
354# 
355# 
356# 
357# 
358# 
359# 
360# 
361# 
362# 
363# 
364# 
365# 
366# 
367# 
368# 
369# 
370# 
371# 
372# 
373# 
374# 
375# 
376# 
377# 
378# 
379# 
380# 
381# 
382# 
383# 
384# 
385# 
386# 
387# 
388# 
389# 
390# 
391# 
392# 
393# 
394# 
395# 
396# 
397# 
398# 
399# 
400# 
401# 
402# 
403# 
404# 
405# 
406# 
407# 
408# 
409# 
410# 
411# 
412# 
413# 
414# 
415# 
416# 
417# 
418# 
419# 
420# 
421# 
422# 
423# 
424# 
425# 
426# 
427# 
428# 
429# 
430# 
431# 
432# 
433# 
434# 
435# 
436# 
437# 
438# 
439# 
440# 
441# 
442# 
443# 
444# 
445# 
446# 
447# 
448# 
449# 
450# 
451# 
452# 
453# 
454# 
455# 
456# 
457# 
458# 
459# 
460# 
461# 
462# 
463# 
464# 
465# 
466# 
467# 
468# 
469# 
470# 
471# 
472# 
473# 
474# 
475# 
476# 
477# 
478# 
479# 
480# 
481# 
482# 
483# 
484# 
485# 
486# 
487# 
488# 
489# 
490# 
491# 
492# 
493# 
494# 
495# 
496# 
497# 
498# 
499# 
500# 
501# 
502# 
503# 
504# 
505# 
506# 
507# 
508# 
509# 
510# 
511# 
512# 
513# 
514# 
515# 
516# 
517# 
518# 
519# 
520# 
521# 
522# 
523# 
524# 
525# 
526# 
527# 
528# 
529# 
530# 
531# 
532# 
533# 
534# 
535# 
536# 
537# 
538# 
539# 
540# 
541# 
542# 
543# 
544# 
545# 
546# 
547# 
548# 
549# 
550# 
551# 
552# 
553# 
554# 
555# 
556# 
557# 
558# 
559# 
560# 
561# 
562# 
563# 
564# 
565# 
566# 
567# 
568# 
569# 
570# 
571# 
572# 
573# 
574# 
575# 
576# 
577# 
578# 
579# 
580# 
581# 
582# 
583# 
584# 
585# 
586# 
587# 
588# 
589# 
589# 
590# 
591# 
592# 
593# 
594# 
595# 
596# 
597# 
598# 
599# 
600# 
601# 
602# 
603# 
604# 
605# 
606# 
607# 
608# 
609# 
610# 
611# 
612# 
613# 
614# 
615# 
616# 
617# 
618# 
619# 
620# 
621# 
622# 
623# 
624# 
625# 
626# 
627# 
628# 
629# 
630# 
631# 
632# 
633# 
634# 
635# 
636# 
637# 
638# 
639# 
640# 
641# 
642# 
643# 
644# 
645# 
646# 
647# 
648# 
649# 
650# 
651# 
652# 
653# 
654# 
655# 
656# 
657# 
658# 
659# 
660# 
661# 
662# 
663# 
664# 
665# 
666# 
667# 
668# 
669# 
670# 
671# 
672# 
673# 
674# 
675# 
676# 
677# 
678# 
679# 
680# 
681# 
682# 
683# 
684# 
685# 
686# 
687# 
688# 
689# 
689# 
690# 
691# 
692# 
693# 
694# 
695# 
696# 
697# 
698# 
699# 
700# 
701# 
702# 
703# 
704# 
705# 
706# 
707# 
708# 
709# 
710# 
711# 
712# 
713# 
714# 
715# 
716# 
717# 
718# 
719# 
720# 
721# 
722# 
723# 
724# 
725# 
726# 
727# 
728# 
729# 
729# 
730# 
731# 
732# 
733# 
734# 
735# 
736# 
737# 
738# 
739# 
739# 
740# 
741# 
742# 
743# 
744# 
745# 
746# 
747# 
748# 
749# 
749# 
750# 
751# 
752# 
753# 
754# 
755# 
756# 
757# 
758# 
759# 
759# 
760# 
761# 
762# 
763# 
764# 
765# 
766# 
767# 
768# 
769# 
769# 
770# 
771# 
772# 
773# 
774# 
775# 
776# 
777# 
778# 
779# 
779# 
780# 
781# 
782# 
783# 
784# 
785# 
786# 
787# 
788# 
789# 
789# 
790# 
791# 
792# 
793# 
794# 
795# 
796# 
797# 
798# 
799# 
799# 
800# 
801# 
802# 
803# 
804# 
805# 
806# 
807# 
808# 
809# 
809# 
810# 
811# 
812# 
813# 
814# 
815# 
816# 
817# 
818# 
819# 
819# 
820# 
821# 
822# 
823# 
824# 
825# 
826# 
827# 
828# 
829# 
829# 
830# 
831# 
832# 
833# 
834# 
835# 
836# 
837# 
838# 
839# 
839# 
840# 
841# 
842# 
843# 
844# 
845# 
846# 
847# 
848# 
849# 
849# 
850# 
851# 
852# 
853# 
854# 
855# 
856# 
857# 
858# 
859# 
859# 
860# 
861# 
862# 
863# 
864# 
865# 
866# 
867# 
868# 
869# 
869# 
870# 
871# 
872# 
873# 
874# 
875# 
876# 
877# 
878# 
879# 
879# 
880# 
881# 
882# 
883# 
884# 
885# 
886# 
887# 
888# 
889# 
889# 
890# 
891# 
892# 
893# 
894# 
895# 
896# 
897# 
898# 
899# 
899# 
900# 
901# 
902# 
903# 
904# 
905# 
906# 
907# 
908# 
909# 
909# 
910# 
911# 
912# 
913# 
914# 
915# 
916# 
917# 
918# 
919# 
919# 
920# 
921# 
922# 
923# 
924# 
925# 
926# 
927# 
928# 
929# 
929# 
930# 
931# 
932# 
933# 
934# 
935# 
936# 
937# 
938# 
939# 
939# 
940# 
941# 
942# 
943# 
944# 
945# 
946# 
947# 
948# 
949# 
949# 
950# 
951# 
952# 
953# 
954# 
955# 
956# 
957# 
958# 
959# 
959# 
960# 
961# 
962# 
963# 
964# 
965# 
966# 
967# 
968# 
969# 
969# 
970# 
971# 
972# 
973# 
974# 
975# 
976# 
977# 
978# 
979# 
979# 
980# 
981# 
982# 
983# 
984# 
985# 
986# 
987# 
988# 
989# 
989# 
990# 
991# 
992# 
993# 
994# 
995# 
996# 
997# 
998# 
999# 
1000#
```

Figure 1: The flow steps in the Makefile

DESIGN_CONFIG

The Makefile starts with the selection of the design to run.

Of interest for this course are the lines regarding to the IHP PDK:

```
1 #DESIGN_CONFIG=./designs/ihp-sg13g2/aes/config.mk
2 #DESIGN_CONFIG=./designs/ihp-sg13g2/ibex/config.mk
3 DESIGN_CONFIG=./designs/ihp-sg13g2/gcd/config.mk
4 #DESIGN_CONFIG=./designs/ihp-sg13g2/spi/config.mk
5 #DESIGN_CONFIG=./designs/ihp-sg13g2/riscv32i/config.mk
6 #DESIGN_CONFIG=./designs/ihp-sg13g2/masked_aes/config.mk
```

The gcd example is selected for the next run.



Section 3

The designs to run



gcd (greatest common denominator)

- The gcd design is included with the OpenROAD-flow-script examples.
- It consists of only a single Verilog file, easy to read.
- Should run on the course server in a few minutes.






Figure 2: GDS gcd

gcd files:

```
1 | /src/gcd$ ls  
2 | gcd.v  
3 | README.md
```

```
1 | /ihp-sg13g2/gcd$ ls  
2 | autotuner.json  
3 | config.mk          (important)  
4 | constraint.sdc     (important)  
5 | metadata-base-ok.json  
6 | rules-base.json
```



ibex: RISC-V core

- The ibex design is included with the OpenROAD-flow-script examples.
- It consists of many Verilog files, not that easy to read.
- A single run might take more than 30 minutes on the course server.






Figure 3: GDS ibex



ibex files:

```
1 src/ibex$ ls
2 ibex_alu.v           ibex_ex_block.v       ibex_register_file_ff.v   prim_ram_1p.v
3 ibex_branch_predict.v ibex_fetch_fifo.v     ibex_register_file_fpga.v prim_secded_28_22_dec.v
4 ibex_compressed_decoder.v ibex_icache.v      ibex_register_file_latch.v prim_secded_28_22_enc.v
5 ibex_controller.v     ibex_id_stage.v       ibex_wb_stage.v        prim_secded_39_32_dec.v
6 ibex_core.v          ibex_if_stage.v       LICENSE                 prim_secded_39_32_enc.v
7 ibex_counter.v        ibex_load_store_unit.v prim_badbit_ram_1p.v    prim_secded_72_64_dec.v
8 ibex_cs_registers.v  ibex_multdiv_fast.v    prim_clock_gating.v    prim_secded_72_64_enc.v
9 ibex_csr.v            ibex_multdiv_slow.v   prim_generic_clock_gating.v prim_xilinx_clock_gating.v
10 ibex_decoder.v       ibex_pmp.v           prim_generic_ram_1p.v  README.md
11 ibex_dummy_instr.v   ibex_prefetch_buffer.v prim_lfsr.v
```



```
1 ihp-sg13g2/ibex$ ls
2 autotuner.json
3 config.mk
4 constraint_doe.sdc
5 constraint.sdc
6 metadata-base-ok.json
7 rules-base.json
```



masked_aes

- The masked_aes design is part of a research project and is available on Github:
 - HEP Alliance - Masked AES
- It consists of three Verilog files, one of them >2000 lines of code.
- Should run in a few minutes on the course server.

Special Features:

- Contains I/O Pads and a Padring
- Has a README that contains the how-to of a sealring
- Has a README that links to the Metall filler script






Figure 4: GDS masked_aes

masked_aes files:

```
1 ihp-sg13g2/masked_aes$ ls
2 config.mk
3 constraint.sdc
4 footprint.tcl
5 LICENSE
6 README.md
7 sealring.gds
8 src          (src directory!)
```

```
1 ihp-sg13g2/masked_aes/src$ ls
2 AES_Masked.v
3 AesTb.v
4 MaskedAes.v
```



Ifsr

- The Ifsr design example must be created from the scratch.
- The Verilog code is available in the lecture slides of chapter 3 and should become a single file.
- The structure of other examples must be copied for this.
- The configuration files must be copied and adapted for this.
- A single run should be very short.






Figure 5: GDS Ifsr



A TinyTapeout design?

- The design example must be created from the scratch.
- The Verilog code is available as open-source via TinyTapeout
- The structure of other examples must be copied for this.
- The configuration files must be copied and adapted for this.
- The run time is unpredicted.

Suggestion:

The VGA clock example from the pictures earlier:

https://tinytapeout.com/runs/ttihp0p2/tt_um_vga_clock






Figure 6: VGA Clock GDS render

