



Chapter 3 -  
Verilog crash  
course -  
QUESTIONS

Course authors  
(Git file)

## Chapter 3 - Verilog crash course - QUESTIONS

Course authors (Git file)



Chapter 3 -  
Verilog crash  
course -  
QUESTIONS

Course authors  
(Git file)

## Recap questions for Chapter 3



# Questions

Chapter 3 -  
Verilog crash  
course -  
QUESTIONS

Course authors  
(Git file)

- What are HDL?
- What is Verilog?
- Are there other HDL?
- What is the main difference between HDL and programming languages?
- List and describe the structure of a simple Verilog file.
- Yosys is ... ?
- How to define ports in Verilog?
- Describe the concept of module instantiation in Verilog.
- What is the difference between combinational and sequential circuits?
- Try to explain the synthesized schematic of the parameterized counter in your own words.
- What is the problem with the assignments on the right side of the last slide?