Chapter 3 - Verilog crash course

Course authors (Git file)



- 1 Introduction
- 2 Verilog elements
- 3 Simple circuits: Combinational
- Simple circuits: Sequential
- Selected feature: Parameterized counter
- Selected feature: Preprocessor
- Selected feature: Yosys and Systemverilog



Section 1

Introduction



Introduction

Verilog was initially developed as a simulation language in 1983/1984, bought up by Cadence and freely released in 1990.

The first standardization took place in 1995 by the IEEE (Verilog 95). A newer version is IEEE Standard 1364-2001 (Verilog 2001).

- Syntax comparable to C (VHDL was started on ADA / Pascal) with compact code
- Spread in North America and Japan (less in Europe)
- Can also be used as the language for netlists
- Support from open source tools
- The majority of the ASICs are developed in Verilog.
- Less expressive than VHDL (curse and blessing)



The proximity to C and Java may lead to confusion. In Verilog, too, lines that describe a combinatorial circuit can also be replaced.

** Verilog is a hardware description language (HDL)**

This crash course is limited to a subset of synthesible language constructs in Verilog.

The aim of this selection is not commercial tools, but open-source development tools such as OpenRoad 1 or Toolchains for FPGAS, i.e. we also use some language constructs from Systemverilog, which are supported by the Yosys synthesis tool.



¹https://theopenroadproject.org/

Literature

- Donald E. Thomas, Philip R. Moorby, The Verilog Hardware Description Language, Kluwer Academic Publishers, 2002, ISBN 978-1475775891
- Blaine Readler, Verilog by example, Full Arc Press, 2011, ISBN 978-0983497301



Contributions, mentions and license

• This course is a translated, modified and 'markdownized' version of a Verilog crash course from Steffen Reith, original in german language.

https://github.com/SteffenReith

• The initial rework (translate, modify and markdownize) was done by:

https://github.com/ThorKn

The build of the PDF slides is done with pandoc:

https://pandoc.org/

• Pandoc is wrapped within this project:

https://github.com/alexeygumirov/pandoc-beamer-how-to

License:

GPLv3



Synthesis tool: Yosys

One should also deal with the peculiarities of the synthesis tool. The well-known open source synthesis tool Yosys writes about this

Yosys is a framework for VerilogRTLsynthesis. It currently has extensive Verilog-2005 support and provides a basic set of synthesis algorithms for various application do mains. Selected features and typical applications:

- Process almost any synthesizable Verilog-2005 design
- Converting Verilog to BLIF / EDIF/ BTOR / SMT-LIB /simple RTL Verilog / etc.
- .



Section 2

Verilog elements



Structure of a verilog module

```
3
4
5
6
7
8
9
10
11
12
13
```

```
module module_name (port_list);
// Definition of the interface
Port declaration
Parameter declaration

// Description of the circuit
Variables declaration
Assignmente
Module instanciations
always-blocks
endmodule
```

Port list and port declaration can be brought together in modern verilog.

// introduces a comment.



Example: A linear feedback shiftregister

```
module LESR (
 34
              wire
                     load,
      input
      input
              wire
                     loadIt.
      input
              wire
                     enable.
      output wire
                     newBit.
      input
              wire
                     clk,
 8
              wire
      input
                     reset);
10
11
12
13
14
      wire
                  [17:0]
                            fsRegN:
      reg
                  [17:0]
                           fsReg;
                            taps 0. taps 1:
      wire
      reg
                            genBit:
15
16
17
18
19
      assign taps 0 = fsReg[0]:
      assign taps 1 = fsReg[11];
      always @(*) begin
        genBit = (taps 0 ^ taps 1);
20
        if (load|t) begin
21
           genBit = load:
22
        end
23
      end
```

```
assign newBit = fsReg[0]:
25
26
      assign fsRegN = {genBit.fsReg[17 : 1]}:
27
      always @(posedge clk) begin
28
        if (reset) begin
29
          fsReg <= 18'h0:
30
        end else begin
31
          if (enable) begin
32
            fsReg <= fsRegN:
33
          end
34
35
36
     end
     endmodule
```

input and **output** define the directions of the ports.



This part of the code

```
18 | always @(*) begin | genBit = (taps_0 ^ taps_1); | if (loadit) begin | genBit = load; | genBit = load; | end | end |
```

becomes this combinational circuit:




Figure 1: combinational part



And this part of the code

```
18 | always @(posedge clk) begin | if(reset) begin | fsReg <= 18'h0; | end else begin | if(enable) begin | if(enable) begin | sReg <= fsRegN; | end |
```

becomes a sequential with memory (flip flops) in it. The flip flops will look something like this:




Figure 2: sequential part



Constants and Operators

There are four values available for constants and signals:

- 0/1
- X or x (unknown)
- Z or z (high impedance)

One can specify the width of constants:

- Hexadepimal constant with 32 bit: 32'hDEADBEEF
- Binary constant with 4 bit: 4'b1011
- For better readability you can also use underscores: 12'B1010_1111_0001

To specify the number base use

- b (binary)
- h (hexadecimal),
- o (octal)
- d (decimal)

The default is decimal (d) and the bit width is optional, i.e. 4711 is a valid (decimal) constant.



There is an array notation:

- wire [7:0] serDat;
- reg [0:32] shiftReg;
- Arrays can be sliced to Bits:
 - serDat[3:0] (low-nibble)
 - serDat[7] (MSB).
- {serDat[7:6], serDat[1:0]} notes the concatenation.
- Bits can be replicated and converted into an array, i.e {8{serData[7:4]}} contains eight copies of the high-nibble from serDat and has a width of 32.

Arithmetic operations, relations, equivalences and negation:

- a + b, a b, a * b, a / b und a % b
- a > b, a <= b, und a >= b
- a == b und a != b,
- !(a = b)



** Attention: ** If x or z do occur, the simulator determines false in a comparison. If you want to avoid this, the operators === and !== exist. So the following applies:

```
1 | if (4'b110z === 4'b110z) | // not taken | then_statement; | 1 | if (4'b110z == 4'b110z) | // not taken | then_statement;
```

Boolean operations exist as usual:

bitwise operators: & (AND), | (OR, ~ (NOT), ^ (XOR) and ~^ (XNOR)

logic operators: && (AND), || (OR) and ! (NOT)



Shiftoperations:

- « Shift Left, Logical (fill with zero)
- » Shift Right, Logical (fill with zero)
- « Shift Left, Arithmetic (keep sign)
- Shift Right, Arithmetic (keep sign)

Syntax: a<-b, a>>b, a<-<b, a>>>b.

A negative number b is not permitted.



Parameters (old style)

In order to be able to adapt designs easier, Verilog offers the use of parameters.

```
      module mux (
      in1, in2,

      sel,
      out);

      parameter WIDTH = 8; // Number of bits

      input [WIDTH - 1 : 0] in1, in2;

      input sel;

      output [WIDTH - 1 : 0] out;

      assign out = sel ? in1 : in2;

      endmodule
```



Instances and structural descriptions

If you describe a circuit through its (internal) structure or if a partial circuit is to be reused, an instance is generated and wired.

```
module xor3
                wire a.
3
4
5
6
7
8
9
        input wire c.
        output wire e);
        wire tmp:
        xor2 xor2 1 // Instance 1
             .a(a).
11
            .b(b),
12
             .e(tmp)
13
14
        xor2 xor2 2 // Instance 2
15
16
             .a(c).
17
            . b (tmp) .
18
             .e(e)
19
20
      endmodule
```

19/54

Code for sequential circuits

A flip-flop takes over the input of the rising or falling edges of the clock. For this, the block entry is used with the @-symbol and always blocks:

The list of signals after the @-symbol means sensitivity list. The reset is synchronized when you remove or posedge reset.

Section 3

Simple circuits: Combinational



Combinational circuits correspond to pure boolean functions and therefore do not contain the key word *reg*. No memory (flip-flops) gets generated and assignments are done with *assign*.



Priority encoder

Similarly to the VHDL version, we describe the priority encoder as follows:

```
1 | module prienc (input wire [4 : 1] req, output wire [2 : 0] idx);
3 | assign idx = (req[4] == 1'b1) ? 3'b100 : (req[3] == 1'b1) ? 3'b101 : (req[2] == 1'b1) ? 3'b010 : (req[2] == 1'b1) ? 3'b010 : (req[1] == 1'b1) ? 3'b001 : 3'b000;

endmodule
```



Priority encoder (alternative version)

For a priority encoder you can use the *don't care* feature from Verilog.



Section 4

Simple circuits: Sequential



Synchronous design

Contrary to combinational circuits, sequential circuits use internal memory, i.e. the output not only depends on the input.

In the synchronous method, all memory elements are checked / synchronized by a global clock. All calculations are carried out on the rising (and/or) falling edge of the clock.

The synchronous design enables the draft, test and the synthesis of large circuits with market tools. For this reason, it is advisable to remember this design principle.

Furthermore, there should be no (combinational) logic in the clock path, as this can lead to problems with the distribution times of the clock signals.



Synchronous circuits

The structure of synchronous circuits is idealized as follows:




Figure 3: Idealized diagram of a synchronous circuit



A binary counter

According to the synchronous design, a free running binary counter can be realized:

```
module freecnt (value, clk, reset);
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
        parameter WIDTH = 8;
         input wire clk;
         input wire reset:
        output wire [WIDTH - 1 : 0] value;
         wire [WIDTH - 1 : 0] valN:
        reg [WIDTH - 1 : 0] val:
        always @(posedge clk) begin
          if (reset) begin // Synchron reset
            val <= {WIDTH{1'b0}};
16
         end else begin
17
            val <= valN:
18
19
20
21
22
23
         end
        end
         assign valN = val + 1: // Nextstate logic
         assign value = val: // Output logic
24
      endmodule
```



Synthesis result of the binary counter




Figure 4: Synthesis diagram of the binary counter

At this point you can see that the result follows the diagram of the synchronous design.

RTL_REG_SYNC corresponds to the stateregister and RTL_ADD corresponds to the next state logic.



Some remarks

So far we use three assignment operators:

- assign signal0 = value
- signal2 <= value
- signal1 = value

The *assign* instructions is known as the continuous assignment and corresponds (roughly) to an ever active wire connection. It is used for signals of the type *wire* and is not permitted for *reg* (register).

The operator <= means non-blocking assignment. This assignment is used for synthesized registers, i.e. in *always*-blocks with *posedge clk* in the sensitivity list.

The variant = is called blocking assignment and is used for combinational *always*-blocks. Attention: Not allowed for signals of the type *wire*. So use the type *reg*.



A modulo counter

According to the synchronous design, a freely running modulo counter can be realized:

```
module modent (value, clk, reset, sync):
 23456789
       parameter WIDTH = 10.
                  MODULO = 800.
                  hsMin = 656.
                  hsMax = 751:
       input wire clk:
        input wire reset;
10
11
       output wire [WIDTH - 1 : 0] value:
       output wire sync:
12
13
        wire [WIDTH - 1 : 0] valN:
14
        reg [WIDTH - 1 : 0] val:
```

```
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
```

```
always @(posedge clk) begin

if (reset) begin // Synchron reset

val <= {WIDTH{1'b0}};
end else begin

val <= valN;
end

end

// Nextstate logic
assign valN = (val < MODULO) ? val + 1 : 0;


// Output logic
assign value = val;
assign value = val;
assign sync = ((val >= hsMin) && (val <= hsMax)) ? 1 : 0;

endmodule
```



Synthesis result of the modulo counter

In this case, next state logic and output logic are of course more complex:





A register file

RISC-V processors have a register file with a special zero register. Reading always provides 0 and writing operations are ignored.

```
module regfile (input clk.
                input [4:0] writeAdr, input [31:0] dataIn,
                input wrEn,
                input [4:0] readAdrA, output reg [31:0] dataOutA.
                input [4:0] readAdrB. output reg [31:0] dataOutB):
  reg [31 : 0] memory [1 : 31]:
  always @(posedge clk) begin
    if ((wrEn) && (writeAdr != 0)) begin
      memory[writeAdr] <= dataIn:
    end
    dataOutA <= (readAdrA == 0) ? 0 : memory[readAdrA]:
    dataOutB <= (readAdrB == 0) ? 0 : memory[readAdrB];</pre>
  end
endmodule
```

Section 5

Selected feature: Parameterized counter



Selected feature: Parameterized counter

The newer variants of Verilog offer an improved version of the parameter feature:

```
module ont
  \#(parameter\ N=8)
    parameter DOWN = 0)
   (input clk.
    input resetN.
    input enable.
    output reg [N-1:0] out):
    always @ (posedge clk) begin
     if (!resetN) begin // Synchron
       out <= 0:
     end else begin
     if (enable)
       if (DOWN)
        out <= out - 1:
      else
        out <= out + 1:
     else
       out <= out:
     end
    end
endmodule
```

```
module doubleSum
        \#(parameter N = 8)
 3
         (input clk.
 4
5
6
7
         input resetN,
         input enable.
         output [N : 0] sum);
 8
        wire [N - 1 : 0] val0:
        wire [N - 1 : 0] val1;
10
ĩĭ
        // Counter 0
12
       cnt #(.N(N), .DOWN(0)) c0 (.clk(clk),
13
                                    . resetN (resetN).
14
                                   .enable(enable).
15
                                    .out(val0));
16
17
        // Counter 1
18
        cnt #(.N(N). .DOWN(1)) c1 (.clk(clk).
19
                                    .resetN (resetN).
20
                                    .enable(enable).
21
                                    .out(val1)):
22
23
        assign sum = val0 + val1:
24
25
     endmodule
```

2

3

4

5 6 7

8

10

11

12

13

14 15

16

17

18

24 25

26

Synthesis result of the parameterized counter




Figure 6: Parameterized counter



An alternative version

Verilog still offers a (older) possibility for the parameterization of a design:

```
module double
 2
        \#(parameter N = 8)
        (input clk.
4
5
6
7
8
9
10
         input resetN.
         input enable.
         output [N : 0] sum):
        wire [N - 1 : 0] val0;
        wire [N - 1 : 0] val1:
11
        // Counter 0
12
        defparam c0.N = N:
13
14
15
16
        defparam c0.DOWN = 0:
        cnt c0 (,clk(clk),
                 resetN (resetN)
                 . enable (enable) .
17
                 .out(val0));
```

```
18
        // Counter 1
19
       defparam c1.N = N:
20
       defparam c1.DOWN = 1:
21
       cnt c1 (.clk(clk),
22
                .resetN (resetN),
23
                .enable(enable),
24
                .out(val1)):
25
26
       assign sum = val0 + val1:
27
     endmodule
```

This variant leads to the same synthesis result.



Section 6

Selected feature: Preprocessor




Selected feature: Preprocessor

Verilog knows a preprocessor (cf. C/C ++) with 'define, 'include and 'ifdef. A *parameter* defines a constant and 'define a text substitution.

```
'define SHIFT RIGHT
module defineDemo (input clk, s in,
                   output s out):
  reg [3:0] regs:
  always @(posedge clk) begin // next state logic in always-block
    'ifdef SHIFT RIGHT
      regs <= {s in, regs[3:1]};
    `else
      regs <= {regs[2:0], s in}:
    `endif
  end
  `ifdef SHIFT RIGHT
    assign s out = regs[0]:
    assign s out = regs[3]:
  `endif
endmodule
```

Two results of the synthesis

The conditional synthesis gives you two different shift registers:





Modularisation

Comparable to the include mechanism of C/C ++, Verilog offers the possibility of primitive modularization with 'include.

The tick symbol 'is again the marker for a preprocessor command, comparable to # at C/C++.

With 'include headers_def.h, for example, configuration settings from the file headers_def.h can be included. Since a pure text replacement is carried out, the file extension is basically arbitrary. It is meaningfully to use .h analogous to C.

If a 'define is arranged in front of a 'include, the text replacement is also carried out in the included header file, i.e. a 'define applies globally from the definition on. However, this can happen comparable to C unintentionally.



Section 7

Selected feature: Yosys and Systemverilog



Selected feature: Yosys and Systemverilog

The open source synthesetool Yosys provides some selected extensions from SystemVerilog.

- The logic datatype is particularly interesting, which simplifies allocations with *reg* and *wire*. With *logic* signed you declare signed numbers.
- The special block always_ff was introduced for sequential logic. Only non-blocking assignments (<=)
 are used for assignments.
- For combinatorial logic, *always_comb* replaces the construct *always* @(). Only blocking assignments (=) are used in *always_comb* blocks.



43 / 54

Course authors (Git file) Chapter 3 - Verilog crash course

Another counter

27


Now the free running counter is to be re-implemented:


```
module freecnt2
  #(parameter WIDTH = 8)
  (input logic clk,
   input logic reset,
   output logic [WIDTH - 1 : 0] value):
  logic [WIDTH - 1 : 0] valN:
  logic [WIDTH - 1 : 0] val;
  always_ff @(posedge clk) begin
    if (reset) begin // Synchron reset
      val <= {WIDTH{1'b0}};
    end else begin
      val <= valN:
    end
  end
  always comb begin
    valN = val + 1; // Nextstate logic
   value = val: // Output logic
  end
endmodule
```

Blocking and Non-blocking assignments in always_ff

Caution with false assignments in always_ff:

```
| module demoWrong (input clk, input d, output q1, output q2, output q3); | always_ff @(posedge clk) begin q1 = d; | q2 = q1; | q3 = q2; | end end endmodule |
```







Section 8

Simulation and Verification



Introduction

What can be done and what not (in open-source EDA):

- A complete simulation and verification of arbitrary complex digital designs at GDS level is not available at the moment.
- Spice and Xyce can do electrical simulations of small digital circuits, like for single standard cells. This
 topic resides way more in the analog design domain and is therefore not part of this course. A good
 starting point are the Siliwiz lessons:
 - https://app.siliwiz.com/
- Verification at RTL level is an ongoing (WiP) research effort. SymbiYosys offers formal verification.
 Other tools might be available soon. For verification with SymbiYosys a good starting point is this tutorial:
 - https://github.com/SymbioticEDA/getting-started-FV
- Simulation at RTL level (Verilog) is available with some tools.
- The following slides provide an overview and a small example.



Simulating Verilog

Why simulate a microchip design?

- Find errors in the design before the production of microchips.
- Production of microchips takes long and is expensive.
- Microchips can't be updated, like software.
- Many more reasons... (Name some yourself, round-robin in the room).

What is simulating a design?

- The design gets different inputs over time.
- The outputs can be observed and analyzed.
- it can be checked, if the output shows the wanted behaviour.



Verilog Testbenches

- The Verilog that shall get simulated is now handled as the **Device Under Test (DUT)**. It still is the same Verilog module(s).
- The DUT gets a stimulus input over time. This is done with a testbench, also written in Verilog. In this simple example, a clock signal starts running into the DUT.
- Simulated output gets generated. The output can be asserted (in tb.v) or viewed (i.e. gtkwave) as a diagram over time.




Figure 8: Device under test overview



iVerilog example

- The following slides contain an example with iVerilog.
- It is copied from the iVerilog documentation as it is.
- https://steveicarus.github.io/iverilog/usage/getting_started.html



DUT module: counter.v

counter.v:

```
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
 18
19
20
```

```
module counter(out, clk, reset);
  parameter WIDTH = 8;
  output [WIDTH-1 : 0] out;
  input clk, reset:
  reg [WIDTH-1 : 0] out;
  wire clk, reset;
  always @(posedge clk)
   out <= out + 1;
  always @reset
    if (reset)
      assign out = 0:
    else
      deassign out;
endmodule // counter
```



Testbench verilog module: tb.v

tb.v:

```
module test:
  /* Make a reset that pulses once. */
  reg reset = 0;
  initial begin
     Sdumpfile ("test.vcd"):
     $dumpvars(0, test);
     # 17 reset = 1;
     # 11 reset = 0:
     # 29 reset = 1:
     # 5 reset =0;
     # 513 Sfinish:
  end
  /* Make a regular pulsing clock. */
  reg clk = 0;
  always #1 clk = !clk:
  wire [7:0] value:
  counter c1 (value, clk, reset);
  initial
     $monitor("At time %t, value = %h (%0d)".
              Stime, value, value):
endmodule // test
```

Simulation output with gtkwave




Figure 9: Simulation output of the counter with gtkwave

What is to see?

• The counter (8 bits) increments binary +1 with each clock input.



More Tools

SymbiYosys

Frontend for Yosys based formal verification flows.

https://github.com/YosysHQ/sby

Verilator

 $Converts\ Verilog\ to\ cycle-accurate\ C++/SystemC\ excetuable\ code.$

https://github.com/verilator

CocoTB

Test and verify chip designs in Python. Supports VHDL and (System)Verilog. https://github.com/cocotb/cocotb

