

## Chapter 3 - Verilog - TRAINING - Common

Course authors (Git file)



## 1 LSFR



# Analyse parts of the Verilog source

Find combinational and synchronous parts in

- Code
- Schematic



# Generate schematic and JSON

Generate \* Schematic \* JSON



# yosys file

Read the .ys file

