

Chapter 3 -Verilog crash course -OUESTIONS

Course authors (Git file)

Chapter 3 - Verilog crash course - QUESTIONS

Course authors (Git file)



Chapter 3 -Verilog crash course -QUESTIONS

Course authors (Git file)

Recap questions for Chapter 3



Questions

Chapter 3 -Verilog crash course -OUESTIONS

Course authors (Git file)

- What are HDL?
- What is Verilog?
- Are there other HDL?
- What is the main difference between HDL and programming languages?
- List and describe the structure of a simple Verilog file.
- Yosys is ...?
- How to define ports in Verilog?
- Describe the concept of module instanciation in Verilog.
- What is the difference between combinational and sequential circuits?