Chapter 3 - Verilog - TRAINING - Common

Course authors (Git file)







Analyse parts of the Verilog source

Find combinational and synchronous parts in

- Code
- Schematic



LSFF

Generate schematic and JSON

Generate * Schematic * JSON



yosys file

Read the .ys file

