# Chapter 2 - OpenROAD workflow

Course authors (Git file)



- History of OpenROAD
- OpenROAD Flow Scripts
- Fill insertion
- Resources



## Section 1

History of OpenROAD




# Foundations and Realization of Open, Accessible Design (OpenROAD)

### At the top of the documentation:

#### https://openroad-flow-scripts.readthedocs.io



Figure 1: Darpa IDEA 1





# Darpa IDEA

### https://www.darpa.mil/research/programs/intelligent-design-of-electronic-assets



#### **Program Summary**

Next-generation intelligent systems supporting Department of Defense (DoD) applications like artificial intelligence, autonomous vehicles, shared spectrum communication, electronic warfare, and radar require processing efficiency that is orders of magnitude beyond what is available through current commercial electronics. Reaching the performance levels required by these DoD

Figure 2: Darpa IDEA <sup>2</sup>





# Darpa ERI

### 2018/2019 Darpa ERI, cadence and the people

### https://community.cadence.com/tags/openroad

#### Start reading from the bottom!

#### ERI: OpenROAD



If I had to summarize DARPA's Electronic Resurgence Initiative in one phrase, it would be "getting the cost of design down." As I've said several times this week, the US Department of Defense (DoD) does not have high volumes and so the cost of a part...

over 6 years ago
Cadence Blogs
Breakfast Bytes

#### The DARPA Electronic Resurgence Initiative (ERI)



Faul MCLellal I

Many weeks ago DARPA organized a summit at the Palace of Fine Arts in San Francisco. The first day consisted of a workshop and some other presentations, including one by Cadence's Tom Beckley. Since Tom's presentation was very similar to what he presented...

over 6 years ago Cadence Blogs Breakfast Bytes





# OpenROAD V1.0

### Document with OpenROAD V1.0 Expectations:

https://vlsicad.ucsd.edu/NEWS19/OpenROAD%20RTL-to-GDS%20v1.0%20Expectations.pdf

#### OpenROAD v1.0 Expectations

Andrew B. Kahng and Tom Spyrou The OpenROAD Project

November 22, 2019

Web: https://theopenroadproject.org/ GitHub: https://github.com/The-OpenROAD-Project

The OpenROAD v1.0 tool, to be released in July 2020, will be capable of push-button, DRC-clean RTL-to-GDS layout generation in a commercial FinFET process node. The tool is currently visible <a href="here">here</a>. In its v1.0 form, it will be integrated on an incremental substrate provided by <a href="the OpenDB">the OpenDB</a> database and <a href="the OpenSTA static timing engine">the OpenB database</a> and <a href="the OpenSTA static timing engine">the OpenSTA static timing engine</a>. It will also offer users and



Figure 4: OpenROAD v1.0 4

# V1.0 Roadmap

How to deal with these expectations:

https://eri-summit.darpa.mil/docs/ERIsummit2019/posh/08IDEA%20UCSD%20Website.pdf

# **Looking Forward (Year 2 = Phase 1B)**

- V1.0 July 2020 must advance 20 years on EDA industry learning curve within next 2-3 quarters
  - 1980's file-based integration July 2019
  - 2000's tight integration on shared incremental substrate July 2020
- Next: architecture, database, build/CI/devops, CAE/PE.
  - + teaching EDA SW to the OpenROAD/FOSS community
- · Professionals on the team: mandatory
  - Industry veterans who have "done this before"

Figure 5: Looking forward <sup>5</sup>



<sup>&</sup>lt;sup>5</sup>Source: Screenshot of the webpage.

# **Courses for OpenROAD**

A single excellent project (some of us might know):

https://theopenroadproject.org/Courses/



Figure 6: Courses <sup>6</sup>



<sup>&</sup>lt;sup>6</sup>Source: Screenshot of the webpage.

# Help is on the way

#### Kudos to this course:

https://theopenroadproject.org/news/6455/



Kudos to Christian Wittke (IHP) and Thorsten Knoll (HSRM) on their development of a Digital EDA Course using IHP-SG13G2 and OpenROAD!

See the video of Christian's ORConf 2024 talk at https://www.youtube.com/watch?v=Ozd\_yXoExLo!

Figure 7: This course 7





# Section 2

# OpenROAD Flow Scripts



# Flow steps: Overview





Figure 8: OpenROAD flow steps 8

# Flow step: Synthesis

#### Wikipedia:

https://en.wikipedia.org/wiki/Logic\_synthesis

#### Zero to ASIC Terminilogy:

https://www.zerotoasiccourse.com/terminology/synthesis/

#### One sentence:

Synthesis takes the RTL (HDL, Verilog) and transforms it to a netlist (wires and components, standard cells).



# Flow step: Floorplan

#### Wikpedia:

https://en.wikipedia.org/wiki/Floorplan\_(microelectronics)#Floorplanning

### Zero to ASIC Terminilogy:

https://www.zerotoasiccourse.com/terminology/floorplan/

#### One sentence:

Floorplaning creates a rough plan of the component areas (netlist, padframe, ) and macros onto the space of the microchip (die area).



# Flow step: Placement

#### Wikpedia:

https://en.wikipedia.org/wiki/Placement\_(electronic\_design\_automation)

#### Zero to ASIC Terminilogy:

https://www.zerotoasiccourse.com/terminology/place\_and\_route/

#### One sentence:

Placement algorithmically determines fixed places for every component of the design, according to the floorplan.



# Flow step: Clock Tree Synthesis

#### Wikpedia:

https://en.wikipedia.org/wiki/Physical\_design\_(electronics)#Clock\_tree\_synthesis

### Zero to ASIC Terminilogy:

https://www.zerotoasiccourse.com/terminology/place\_and\_route/ Scroll down the page!

#### One sentence:

Clock tree synthesis builds a tree out of signal paths (with the root as the start point) for a given clock signal under the premise of given timing constraints.



# Flow step: Routing

#### Wikpedia:

https://en.wikipedia.org/wiki/Routing\_(electronic\_design\_automation)

#### Zero to ASIC Terminilogy:

https://www.zerotoasiccourse.com/terminology/place\_and\_route/ Scroll down the page!

#### One sentence:

Routing algorithmically creates all the wires between the components of the design obeying all given design rules and timing contraints.



# Flow step: Finishing

#### Wikpedia:

https://en.wikipedia.org/wiki/Physical\_design\_(electronics)#Layout\_post\_processing

#### One sentence:

The step of finishing the design can include creating metal fills, finalising the logs and reports, merging multiple GDS to a final one and do the final LVS/DRC checks.



# Flow components

#### RTL-GDSII Using OpenROAD-flow-scripts






Figure 9: OpenROAD flow components 9

# Section 3

# Fill insertion



## Fill insertion

There are two flow components that take care of filling area gaps in the design:

- Filler cell insertion
- Metal fill insertion

Both will be explained in the following section.



### Filler cells: Reasons

### Why filling the design area with more cells?

- After floorplaning and placement there will always be gaps between the standard cells
- These gaps must be filled to keep the continuity of
  - n-well and p-well spacing
  - railing
  - implants
- The filling with cells helps against the WPE (well proximity effect)



# Filler cells: Properties

#### Filler cells

- have no logic function
- have no inputs and no outputs
- are not in the netlist of the design
- are available in different widths



## Filler cells: GDS




Figure 10: Filler cells in different widths (1, 4, 8)



### Metal fill

### What is metal filling?

- Metal filling adds polygons and shapes to the metal layer(s).
- These fillings have no logic functionality.
- The purpose is creating a more even or uniform distribution of the metal area.
- Physical reasons are planarity and reducing thinkness variations (CMP).
- Metal filling can affect timing and signal integrity.
- Metal filling is done algorithmical (mostly with scripts).

#### More to read:

https://semiengineering.com/knowledge\_centers/materials/fill/



# Section 4

# Resources



# Help with the terminology

Searching the terms with a standard search engine might not bring usefull results every time. Matt Venn created a page for EDA terminology:

https://www.zerotoasiccourse.com/terminology/

Terminology  Novides About Matt Norn Interview Novidette Besonies Terminology Videos		
	Tve collected all the ASIC Jargon here and broken it down into easy to understand descriptions.	
Antenna Report	ASIC	CMOS
Corner	Die	Doping
DRC	Floorplan	Foundry
FPGA	GDSII	Harden



# The list of open-source tools

The list of flow steps and flow components in ORFS contains the information about the original open-source tools.

We will dive a little deeper into this list with the course training:

https://openroad-flow-scripts.readthedocs.io/en/latest/tutorials/FlowTutorial.html#running-the-automated-rtl-to-gds-flow



### Additional links

Awesome open-source asic resources:

https://github.com/mattvenn/awesome-opensource-asic-resources

Zero-to-ASIC resources list:

https://www.zerotoasiccourse.com/resources/

AIC 2025 lectures by Carsten Wullf:

https://github.com/wulffern/aic2025

https://analogicus.com/aic2025/



# Meet the developers

There is a slack community with most of the open-source silicon projects and people in it:

### https://open-source-silicon.dev

This is the perfect place, if you

- search for people you heard of in open-source EDA.
- want to reach out to tool developers.
- have all sorts of questions in open-source EDA.
- look for a specific problem and want to see if others already are in a discussion about it.
- want to share your experience and help others.



Most of the tools in open-source EDA have their own channel in this slack. Just try search and add for the channel names.




Figure 12: Channels in the open-source-silicon.dev slack

