Chapter 2 - OpenROAD workflow

Course authors (Git file)



- History of OpenROAD
- OpenROAD Flow Scripts



Section 1

History of OpenROAD



Foundations and Realization of Open, Accessible Design (OpenROAD)

At the top of the documentation:

https://openroad-flow-scripts.readthedocs.io



Figure 1: Darpa IDEA 1



¹Source: Screenshot of the webpage.

Darpa IDEA

https://www.darpa.mil/research/programs/intelligent-design-of-electronic-assets



Program Summary

Next-generation intelligent systems supporting Department of Defense (DoD) applications like artificial intelligence, autonomous vehicles, shared spectrum communication, electronic warfare, and radar require processing efficiency that is orders of magnitude beyond what is available through current commercial electronics. Reaching the performance levels required by these DoD

Figure 2: Darpa IDEA ²





Darpa ERI

2018/2019 Darpa ERI, cadence and the people

https://community.cadence.com/tags/openroad

Start reading from the bottom!

ERI: OpenROAD



Paul McLellan

If I had to summarize DARPA's Electronic Resurgence Initiative in one phrase, it would be "getting the cost of design down," As I've said several times this week, the US Department of Defense (DoD) does not have high volumes and so the cost of a part...

> over 6 years ago Cadence Blogs Breakfast Bytes

The DARPA Electronic Resurgence Initiative (ERI)



Paul McLellan

Many weeks ago DARPA organized a summit at the Palace of Fine Arts in San Francisco. The first day consisted of a workshop and some other presentations including one by Cadence's Tom Beckley, Since Tom's presentation was very similar to what he presented...

> over 6 years ago Cadence Blogs





OpenROAD V1.0

Document with OpenROAD V1.0 Expectations:

https://vlsicad.ucsd.edu/NEWS19/OpenROAD%20RTL-to-GDS%20v1.0%20Expectations.pdf

OpenROAD v1.0 Expectations

Andrew B. Kahng and Tom Spyrou The OpenROAD Project

November 22, 2019

Web: https://theopenroadproject.org/ GitHub: https://github.com/The-OpenROAD-Project

The OpenROAD v1.0 tool, to be released in July 2020, will be capable of push-button, DRC-clean RTL-to-GDS layout generation in a commercial FinFET process node. The tool is currently visible here. In its v1.0 form, it will be integrated on an incremental substrate provided by the OpenDB database and the OpenDB database and the OpenSTA static timing engine. It will also offer users and



Figure 4: OpenROAD v1.0 4

V1.0 Roadmap

How to deal with these expectations:

https://eri-summit.darpa.mil/docs/ERIsummit2019/posh/08IDEA%20UCSD%20Website.pdf

Looking Forward (Year 2 = Phase 1B)

- V1.0 July 2020 must advance 20 years on EDA industry learning curve within next 2-3 quarters
 - 1980's file-based integration July 2019
 - 2000's tight integration on shared incremental substrate July 2020
- Next: architecture, database, build/CI/devops, CAE/PE,
 - + teaching EDA SW to the OpenROAD/FOSS community
- Professionals on the team: mandatory
 - Industry veterans who have "done this before"

Figure 5: Looking forward ⁵



⁵Source: Screenshot of the webpage.

Courses for OpenROAD

A single excellent project (some of us might know):

https://theopenroadproject.org/Courses/



Figure 6: Courses ⁶



⁶Source: Screenshot of the webpage.

Help is on the way

Kudos to this course:


https://theopenroadproject.org/news/6455/



Kudos to Christian Wittke (IHP) and Thorsten Knoll (HSRM) on their development of a Digital EDA Course using IHP-SG13G2 and OpenROAD!

See the video of Christian's ORConf 2024 talk at https://www.youtube.com/watch?v=Ozd_vXoExLo!

Figure 7: This course 7






Section 2

OpenROAD Flow Scripts



Flow steps







Flow components

RTL-GDSII Using OpenROAD-flow-scripts






Figure 9: OpenROAD flow components 9

Help with the terminology

Searching the terms with a standard search engine might not bring usefull results. Matt Venn created a page for EDA terminology:

https://www.zerotoasiccourse.com/terminology/

②	Terminology	Effer Mood Matt Vern Interfero Resolution Resolution Terminology Voteco
	I've collected all the ASIC jargon here and broken it down into easy to understand descriptions.	
Antenna Report	ASIC	CMOS
Corner	Die	Doping
DRC	Floorplan	Foundry
FPGA	GDSII	Harden

