MST6M182VG

LCD Television System-on-Chip Preliminary Data Sheet Version 0.5

Attention Please: Under the technology license agreement between MStar and Dolby/SRS/BBE/DivX/Microsoft/QSound, MStar is obliged not to provide samples that incorporate Dolby/SRS/BBE/DivX/Microsoft/QSound technology to any third party who is not a qualified licensee of Dolby/SRS/BBE/DivX/Microsoft/QSound respectively.

FEATURES

MST6M182VG, a single chip Multimedia TV SoC that supports TV channel decoding, and media-centre functionality enabled by a high performance AV CODEC and CPU

Key features includes,

- 1. Analog TV Front-End Demodulator
- 2. A Multi-Standard A/V Format Decoder
- 3. The MStarACE-5 Video Processor
- 4. Home Theater Sound Processor
- 5. Peripheral and Power Management

n High Performance Micro-processor

Ÿ High speed/performance 32-bit RISC CPU

Ÿ Two full duplex UARTs

Ÿ Supports USB and ISP programming

Ÿ DMA Engine

n MPEG-2 Video Decoder

Ÿ ISO/IEC 13818-2 MPEG-2 video

Ÿ Automatic frame rate conversion

n MPEG-4 Video Decoder

Ÿ ISO/IEC 14496-2 MPEG-4 ASP video decoding

- n RealMedia Decoder
 - Ÿ Supports maximum resolution up to 720p@30fps
 - Ÿ Supports RV8, RV9, RV10, RA8-LBR and HE-AAC decoders
 - Y Supports file formats with RM and RMVB
 - Ÿ Supports Picture Re-sampling
 - Ÿ Supports in-loop de-block for B-frame
- n Hardware JPEG
 - Y Supports sequential mode, single scan
 - Ÿ Supports both color and grayscale pictures
 - Ÿ Following the file header scan the hardware decoder fully handles the decode process

Ÿ Supports programmable Region of Interest

(ROI)

Ÿ Supports formats: 422/411/420/444/422T Ÿ Supports scaling down ratios: 1/2, 1/4, 1/8

Ÿ Supports picture rotation

n NTSC/PAL/SECAM Video Decoder

Ÿ Supports NTSC-M, NTSC-J, NTSC-4.43, PAL (B, D, G, H, M, N, I, Nc), and SECAM standards

Ÿ Automatic standard detection

Ÿ Motion adaptive 3D comb filter

Ÿ Five configurable CVBS & Y/C S-video inputs

Ÿ Supports Closed Caption (analog CC 608/ analog CC 708/digital CC 608/digital CC 708), V-chip and SCTE

n Multi-Standard TV Sound Processor

Ÿ SIF audio decoding

Ÿ Supports BTSC/A2/EIA-J demodulation

Ÿ Supports MTS Mode SAP in BTSC/ EIA-J mode

Ÿ Built-in audio sampling rate conversion (SRC)

Ϋ́ Audio processing for loudspeaker channel, including volume, balance, mute, tone, EQ, virtual stereo/surround and treble/bass controls

Ÿ Advanced sound processing options available, for example: Dolby₁, SRS₂, BBE₃, QSound₄

Ÿ Supports digital audio format decoding:

- MPEG-1, MPEG-2 (Layer I/II), MP3, AAC-LC, WMA
- Optional Dolby Digital (AC-3) and Dolby Digital Plus

ricuse see Gracking Carac for actains.

10/18/2012

¹ Trademark of Dolby Laboratories

 $^{^{\}rm 2}$ Trademark of SRS Labs, Inc.

³ Registered trademark of BBE Sound, Inc.

⁴ Registered trademark of QSound Labs, Inc.

Please see Ordering Guide for details.

MST6M182VG

LCD Television System-on-Chip Preliminary Data Sheet Version 0.5

n Audio Interface

Ÿ One SIF audio input interface with minimal external saw filters

Ÿ Five L/R audio line-inputs

Ϋ́ Two L/R outputs for main speakers and additional line-outputs

Ÿ 12S digital audio input & output

Ÿ S/PDIF digital audio output

Ÿ HDMI audio channel processing

Ÿ Programmable delay for audio/video synchronization

n Analog RGB Compliant Input Ports

Ÿ Two analog ports support up to 1080P

Ÿ Supports PC RGB input up to SXGA@75Hz

Ÿ Supports HDTV RGB/YPbPr/YCbCr

Ÿ Supports Composite Sync and SOG Sync-on-Green

Ÿ Automatic color calibration

Ÿ AV-link support

n Analogue RGB Auto-Configuration & Detection

Ÿ Auto input signal format and mode detection

Ÿ Auto-tuning function including phasing, positioning, offset, gain, and jitter detection

Ÿ Sync Detection for H/V Sync

n DVI/HDCP/HDMI Compliant Input Port

Ÿ One HDMI/DVI Input port

Ÿ HDMI 1.3/1.4 Compliant

Ÿ HDCP 1.2 Compliant

Ÿ 225MHz @ 1080P 60Hz input with 12-bit Deep-color support

Ÿ Supports CEC

Ÿ Supports HDMI 3D format input

Ÿ Supports HDMI 4Kx2K input

Ÿ Supports HDMI ARC

Ÿ Single link DVI 1.0 compliant

Ÿ Robust receiver with excellent long-cable support

n MStar Advanced Color Engine (MStarACE-5)

Ÿ Fully programmable multi-function scaling engine

- Nonlinear video scaling supports various modes including Panorama
- Supports dynamic scaling for RM

Y Advanced video processing engine

- 3D video deinterlacer with edge and artifact smoother
- Edge-oriented deinterlacer with edge and artifact smoother
- Automatic 3:2/2:2/M:N pull-down detection and recovery
- 3D noise reduction for lousy air/cable input
- Motion adaptive SNR
- Arbitrary frame rate conversion

Ÿ MStar Professional Picture Enhancement:

- Dynamic brilliant and fresh color
- Dynamic Blue Stretch
- Intensified contrast and details
- Dynamic Vivid Skin
- Dynamic sharpened Luma/Chroma edges
- Global and local dynamic depth of field perception
- Accurate and independent color control
- Supports sRGB and xvYCC color processing
- Supports HDMI 1.3 deep color format

Ÿ Programmable 12-bit RGB gamma CLUT

n Output Interface

Ÿ Single/dual link 8/10-bit LVDS output

Ϋ́ Supports panel resolution up to Full-HD (1920x1080) @ 60Hz

Ÿ Supports TH/TI format

Ÿ Supports dithering options to 6/8-bit output

Ÿ Spread spectrum output for EMI suppression

Ϋ́ Supports 60Hz 3D passive panel (Line alternative mode)



n CVBS Video Outputs

Ÿ Supports CVBS bypass output

n 3D-like Graphics Engine

Ÿ Hardware Graphics Engine for responsive interactive applications

Ϋ́ Supports point draw, line draw, rectangle draw/fill, text draw and trapezoid draw

Ϋ́ BitBlt, stretch BitBlt, trapezoid BitBlt, mirror BitBlt and rotate BitBlt

Ÿ Supports alpha and destination alpha compare

Ÿ Raster Operation (ROP)

Ÿ Support Porter-Duff

n VIF Demodulator

Ÿ Compliant with NTSC M/N, PAL B, G/H, I, D/K, SECAM L/L' standards

Ÿ Digital low IF architecture

Ÿ Audio/Video dual-path processor

Ϋ́ Stepped-gain PGA with 25 dB tuning range and 1 dB tuning resolution

Ÿ Maximum IF gain of 37 dB

Ÿ Programmable TOP to accommodate different

tuner gain and SAW filter insertion loss to optimize noise and linearity performance

Ÿ Multi-standard processing with dual SAW or sawless

Ϋ́ Supports silicon tuner low IF output architecture

n Connectivity

Ÿ Two USB 2.0 host ports

Ÿ USB architecture designed for efficient support of external storage devices in conjunction with off air broadcasting

n Miscellaneous

Ÿ DDR

Ÿ Bootable SPI interface with serial flash support

Ÿ Power control module in standby mode

Ÿ BGA package

Ϋ́ Operating Voltages: 1.26V (core), 2.5V and 3.3V (I/O and analog)



MST6M182VG

LCD Television System-on-Chip Preliminary Data Sheet Version 0.5

GENERAL DESCRIPTION

The MST6M182VG is MStar's most up-to-date system-on-chip solution for flat panel integrated digital television products. Building on the success of MStar's preceding SOC series, the MST6M182VG provides most cost-effective solution for multimedia TV application with creative and attractive features exclusively presented by MStar.

The MST6M182VG integrates TV/multi-media all-purpose AV decoder, VIF demodulator, and advanced Sound/Video processor into a single device. This allows the overall BOM to be reduced significantly making the MST6M182VG a very competitive multi-media TV solution.

The powerful multimedia A/V decoder inside MST6M182VG is hosted with a dedicated hardware video codec engine to secure fast and stable video stream playback, an audio application specific DSP for digital audio format decoding and advanced sound effects, and a high performance RISC CPU to manipulate all possible user playback and control activities. With extendable USB 2.0 connectivity, an MST6M182VG based system can be switched to a high quality media-center in a simple manner.

For standard users, the MST6M182VG provides multi-standard analog TV support with adaptive 3D video decoding and VBI data extraction. The build-in audio decoder is capable of decoding A2, BTSC and EIA-J sound standards. The MST6M182VG supplies all the necessary A/V inputs and outputs to complete a receiver design including a HDMI receiver and component video ADC. All input selection multiplexed for video and audio are integrated, including full SCART support with CVBS output. The equipped MStar MStarACE-5 color engine is the latest masterpiece of MStar famous color engine series providing excellent video and picture quality in Full-HD and large-scale displaying system.

To meet the increasingly popular energy legislative requirements without the use of additional hardware, the MST6M182VG has an ultra low power standby mode.



ELECTRICAL SPECIFICATIONS

Analog Interface Characteristics

Parameter	Min	Тур	Max	Unit
VIDEO ADC Resolution		10		Bits
DC ACCURACY				
Differential Nonlinearity		TBD		LSB
Integral Nonlinearity		TBD		LSB
VIDEO ANALOG INPUT				
Input Voltage Range				
Minimum		0.5		V p-p
Maximum		TBD		V p-p
Input Bias Current			1	uA
SWITCHING PERFORMANCE				
Maximum Conversion Rate	170			MSPS
Minimum Conversion Rate			12	MSPS
HSYNC Input Frequency	15		200	kHz
PLL Clock Rate	12		170	MHz
PLL Jitter		TBD		ps p-p
Sampling Phase Tempco		TBD		ps/°C
DIGITAL INPUTS				
Input Voltage, High (V₁н)	2.5			V
Input Voltage, Low (V⊥)			0.8	V
Input Current, High (I _{IH})			-1.0	uA
Input Current, Low (I⊫)			1.0	uA
Input Capacitance		5		pF
DIGITAL OUTPUTS				
Output Voltage, High (Vон)	VDDP-0.1			V
Output Voltage, Low (Vol)			0.1	V
VIDEO ANALOG OUTPUT				
CVBS Buffer Output				.,
Output Low		0.2		V
Output High		1.2		V
AUDIO				
ADC Input		2.8		V p-p
DAC Output		2.8		V p-p
SIF Input Range			_	
Minimum			0.1	V p-p
Maximum	1.0			V p-p



Parameter	Min	Тур	Max	Unit
SAR ADC Input	0		3.3	٧
FB ADC IIIput*	0		1.2	V

Specifications subject to change without notice.

Note: Input full scale is 1.2V, but input range is 0 ~ 3.3V.

Recommended Operating Power Conditions

Parameter	Symbol	Min	Тур	Max	Units
3.3V Supply Voltages	V _{VDD_33}	3.14		3.46	V
2.5V Supply Voltages	VVDD 25	2.38		2.62	V
1.26V Supply Voltages	V VDD_126	1.20		1.32	V

Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Units
3.3V Supply Voltages	V _{VDD_33}		3.6	V
2.5V Supply Voltages	V _{VDD_25}		2.75	V
1.26V Supply Voltages	V VDD_126		1.32	V
Input Voltage (5V tolerant inputs)	V _{IN5Vtol}		5.0	V
Input Voltage (non 5V tolerant inputs)	Vin		V VDD_33	V
Ambient Operating Temperature	TA	0	70	°C
Storage Temperature	Тѕтс	-40	150	°C
Junction Temperature	Tı		150	°C

Note: Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and does not imply functional operation of the device. Exposure to absolute maximum ratings for extended periods may affect device reliability.




ORDERING GUIDE

Part Number	Temperature	Package	Package
	Range	Description	Option
MST6M182VG	0°C to +70°C	BGA	200
MST6M182VG-XX	0°C to +70°C	BGA	200

Note:

XX suffix represents advanced features. Please contact MStar sales for details.

MARKING INFORMATION



The SRS TruSurround XTTM rusurround XT and SRS TruSurround HDTM rusurround HDTM technology rights incorporated in the MST6M182VG are owned by SRS Labs, a U.S. Corporation and licensed to MStar. Purchaser of MST6M182VG must sign a license for use of the chip and display of the SRS Labs trademarks. Any products incorporating the MST6M182VG must be sent to SRS Labs for review. SRS TruSurround XT and SRS TruSurround HD are protected under US and foreign patents issued and/or pending. SRS TruSurround XT, SRS TruSurround HD, SRS and (0) symbol are trademarks of SRS Labs, Inc. in the United States and selected foreign countries. Neither the purchase of the MST6M182VG, nor the corresponding sale of audio enhancement equipment conveys the right to sell commercialized recordings made with any SRS technology. SRS Labs requires all set makers to comply with all rules and regulations as outlined in the SRS Trademark Usage Manual separately provided.

Supply of this Implementation of Dolby Technology does not convey a license nor imply a right under any patent, or any other Industrial or Intellectual Property Right of Dolby Laboratories, to use this Implementation in any finished end-user or ready-to-use final product. Companies planning to use this Implementation in products must obtain a license from Dolby Laboratories Licensing Corporation before designing such products.

This product includes technology owned by Microsoft and cannot be used or further distributed without a license from Microsoft.

DISCLAIMER

MSTAR SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. NO RESPONSIBILITY IS ASSUMED BY MSTAR SEMICONDUCTOR ARISING OUT OF THE APPLICATION OR USER OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.



Electrostatic charges accumulate on both test equipment and human body and can discharge without detection. MST6M182VG comes with ESD protection circuitry; however, the device may be permanently damaged when subjected to high energy discharges. The device should be handled with proper ESD precautions to prevent malfunction and performance degradation.

REVISION HISTORY

Document	Description	Date
MST6M182VG_ds_v01	Ÿ Initial release	Sep 2010
MST6M182VG_ds_v02	Ÿ Updated for clarification	Sep 2010
MST6M182VG_ds_v03	Ÿ Updated for clarification	Nov 2010



REGISTER DESCRIPTION

Scaler 1 Register (Bank = 102F)
GOP_INT Register (Bank = 102F, Sub-bank = 00)

Index	Mnemonic	Bit	Description	
(Absolute)				
00h	REG102F00	7:0	Default: 0xFF	Access: R/W
(102F00h)	SC_RIU_BANK[7:0]	7:0	Bank selection for scaler.	
01h	REG102F02	7:0	Default: 0x00	Access: R/W
(102F02h)	-	7:3	Reserved.	
	DBL_VS	2	Double buffer load by Vsync.	
	DBL_M	1	Double buffer load by manua	al.
	DBC_EN	0	Double buffer enable.	
02h	REG102F04	7:0	Default: 0x00	Access: R/W
(102F04h)	SWRST1[7:0]	7:0	Reset control. SWRST1[7]: OSCCLK domair. SWRST1[6]: FCLK domain. SWRST1[5]. SWRST1[4]: IP, include F1 a SWRST1[3]: OP include OP1 SWRST1[2]: IP_F2. SWRST1[1]: IP_F1. SWRST1[0]: All engines.	nd F2.
03h	REG102F06	7:0	Default: 0x00	Access: R/W
(102F06h)	-	7:2	Reserved.	
	PDMD[1:0]	1:0	PowerDown mode. 01: IDCLK. Others: IDCLK and ODCLK.	
04h	REG102F08	7:0	Default: 0x00	Access: R/W
(102F08h)	-	7:2	Reserved.	
	VSINT_EDGE	1	OP2 VS INT Edge. 1: Tailing. 0: Leading.	
	IPVSINT_EDGE	0	IP VS INT Edge. 1: Tailing. 0: Leading.	
04h	REG102F09	7:0	Default: 0x00	Access: R/W
(102F09h)		7:1	Reserved.	•



Index (Absolute)	Mnemonic	Bit	Description	
	CHG_HMD	0	CHG_HMD: H Change Mode 0: Only in Leading/Tailing of 1: Every Line Gen INT Pulse	CHG Period.
05h	REG102F0A	7:0	Default: 0x00	Access: R/W
(102F0Ah)	IP_SYNC_TO_GOP_SEL[1:0]	7:6	Sync signal to GOP select. 01: IP channel 1. 10: IP channel 2.	
	GOP2IP_EN	5	GOP blending to IP enable.	
	-	4:0	Reserved.	
05h	REG102F0B	7:0	Default: 0x00	Access: R/W
(102F0Bh)	-	7:6	Reserved. Select GOP source for IP. 01: GOP 1. 10: GOP 2.	
	GOP2IP_DATA_SEL[1:0]	5:4		
	-	3:0	Reserved.	
06h	REG102F0D	7:0	Default: 0x00	Access: R/W
(102F0Dh)	COP_EN	7	Enable cop for VOP2.	
	GOP2_EN	6	Enable GOP_2 for VOP2.	
	GOP1_EN	5	Enable GOP_1 for VOP2.	
	-	4:0	Reserved.	
0Eh	REG102F1C	7:0	Default: 0x00	Access: R/W
(102F1Ch)	-	7:5	Reserved.	
	TST_MUX_SEL[4:0]	4:0	Test mux selection.	
10h	REG102F20	7:0	Default: 0x00	Access: RO
(102F20h)	IRQ_FINAL_STATUS_7_0[7:0]	7:0	The final status of interrupt in D[7]: VTT_CHG_INT_F1. D[6]: VTT_LOSE_INT_F2. D[5]: VSINT. D[4]: TUNE_FAIL_P. D[3]: N/A. D[2]: N/A. D[1]: N/A. D[0]: N/A.	n SC_TOP.
10h	REG102F21	7:0	Default: 0x00	Access: RO
(102F21h)	IRQ_FINAL_STATUS_15_8[7:0]	7:0	The final status of interrupt i D[7]: IPHCS_DET_INT_F1.	n SC_TOP.
	-			-



Index (Absolute)	Mnemonic	Bit	Description	
			D[6]: IPHCS_DET_INT_F2. D[5]: IPVS_SB_INT_F1. D[4]: IPVS_SB_INT_F2. D[3]: JITTER_INT_F1. D[2]: JITTER_INT_F2. D[1]: VS_LOSE_INT_F1. D[0]: VS_LOSE_INT_F2.	
11h	REG102F22	7:0	Default: 0x00	Access: RO
(102F22h)	IRQ_FINAL_STATUS_23_1 6[7:0]	7:0	The final status of interrupt in D[7]: DVI_CK_LOSE_INT_F1 D[6]: DVI_CK_LOSE_INT_F2 D[5]: HS_LOSE_INT_F1. D[4]: HS_LOSE_INT_F2. D[3]: HTT_CHG_INT_F1. D[2]: HTT_CHG_INT_F2. D[1]: IPHCS1_DET_INT_F1. D[0]: IPHCS1_DET_INT_F2.	
11h	REG102F23	7:0	Default: 0x00	Access: RO
(102F23h)	IRQ_FINAL_STATUS_31_2 4[7:0]	7:0	The final status of interrupt in D[7]: ATG_READY_INT_F1. D[6]: ATG_READY_INT_F2. D[5]: ATP_READY_INT_F1. D[4]: ATP_READY_INT_F2. D[3]: ATS_READY_INT_F1. D[2]: ATS_READY_INT_F2. D[1]: CSOG_INT_F1. D[0]: CSOG_INT_F2.	n SC_TOP.
12h	REG102F24	7:0	Default: 0x00	Access: R/W
(102F24h)	IRQ_CLEAR_7_0[7:0]	7:0	Clear interrupt for. D[7]: VTT_CHG_INT_F1. D[6]: VTT_LOSE_INT_F2.	
			D[5]: VSINT. D[4]: TUNE_FAIL_P. D[3]: N/A. D[2]: N/A. D[1]: N/A. D[0]: N/A.	



Index (Absolute)	Mnemonic	Bit	Description	
(102F25h)	IRQ_CLEAR_15_8[7:0]	7:0	Clear interrupt for. D[7]: IPHCS_DET_INT_F1. D[6]: IPHCS_DET_INT_F2. D[5]: IPVS_SB_INT_F1. D[4]: IPVS_SB_INT_F2. D[3]: JITTER_INT_F1. D[2]: JITTER_INT_F2. D[1]: VS_LOSE_INT_F1. D[0]: VS_LOSE_INT_F2.	
13h	REG102F26	7:0	Default: 0x00	Access: R/W
(102F26h)	IRQ_CLEAR_23_16[7:0]	7:0	Clear interrupt for. D[7]: DVI_CK_LOSE_INT_F1. D[6]: DVI_CK_LOSE_INT_F2. D[5]: HS_LOSE_INT_F1. D[4]: HS_LOSE_INT_F2. D[3]: HTT_CHG_INT_F1. D[2]: HTT_CHG_INT_F2. D[1]: IPHCS1_DET_INT_F1. D[0]: IPHCS1_DET_INT_F2.	
13h	REG102F27	7:0	Default: 0x00	Access: R/W
(102F27h)	IRQ_CLEAR_31_24[7:0]	7:0	Clear interrupt for. D[7]: ATG_READY_INT_F1. D[6]: ATG_READY_INT_F2. D[5]: ATP_READY_INT_F1. D[4]: ATP_READY_INT_F2. D[3]: ATS_READY_INT_F1. D[2]: ATS_READY_INT_F2. D[1]: CSOG_INT_F1. D[0]: CSOG_INT_F2.	ı
14h	REG102F28	7:0	Default: 0xFF	Access: R/W
(102F28h)	IRQ_MASK_7_0[7:0]	7:0	Mask IRQ. D[7]: VTT_CHG_INT_F1. D[6]: VTT_LOSE_INT_F2. D[5]: VSINT. D[4]: TUNE_FAIL_P. D[3]: N/A. D[2]: N/A. D[1]: N/A. D[0]: N/A.	



Index	Mnemonic	Bit	Description	
(Absolute)	DE0.400E06		B 6 11 0 F-	
14h	REG102F29	7:0	Default: 0xFF	Access: R/W
(102F29h)	IRQ_MASK_15_8[7:0]	7:0	Mask IRQ.	
			D[7]: IPHCS_DET_INT_F1.	
			D[6]: IPHCS_DET_INT_F2.	
			D[5]: IPVS_SB_INT_F1.	
			D[4]: IPVS_SB_INT_F2.	
			D[3]: JITTER_INT_F1.	
			D[2]: JITTER_INT_F2. D[1]: VS_LOSE_INT_F1.	
			D[0]: VS_LOSE_INT_F1.	
 15h	REG102F2A	7:0	Default: 0xFF	Access: R/W
(102F2Ah)	IRQ_MASK_23_15[7:0]	7:0	Mask IRQ.	7100033. 117 VV
			D[7]: DVI_CK_LOSE_INT_F1	
			D[6]: DVI_CK_LOSE_INT_F2	
			D[5]: HS_LOSE_INT_F1.	
			D[4]: HS_LOSE_INT_F2.	
			D[3]: HTT_CHG_INT_F1.	
			D[2]: HTT_CHG_INT_F2.	
			D[1]: IPHCS1_DET_INT_F1.	
			D[0]: IPHCS1_DET_INT_F2.	
15h	REG102F2B	7:0	Default: 0xFF	Access: R/W
(102F2Bh)	IRQ_MASK_31_24[7:0]	7:0	Mask IRQ.	
			D[7]: ATG_READY_INT_F1.	
			D[6]: ATG_READY_INT_F2.	
			D[5]: ATP_READY_INT_F1.	
			D[4]: ATP_READY_INT_F2.	
			D[3]: ATS_READY_INT_F1. D[2]: ATS_READY_INT_F2.	
			D[1]: CSOG_INT_F1.	
			D[0]: CSOG_INT_F1.	
 16h	REG102F2C	7:0	Default: 0x00	Access: R/W
(102F2Ch)	IRQ_FORCE_7_0[7:0]	7:0	Force a fake interrupt.	
			D[7]: VTT_CHG_INT_F1.	
			D[6]: VTT_LOSE_INT_F2.	
			D[5]: VSINT.	
			D[4]: TUNE_FAIL_P.	
			D[3]: N/A.	
			D[2]: N/A.	
			D[1]: N/A.	



Index (Absolute)	Mnemonic	Bit	Description	
			D[0]: N/A.	
16h	REG102F2D	7:0	Default: 0x00	Access: R/W
(102F2Dh)	IRQ_FORCE_15_8[7:0]	7:0	Force a fake interrupt. D[7]: IPHCS_DET_INT_F1. D[6]: IPHCS_DET_INT_F2. D[5]: IPVS_SB_INT_F1. D[4]: IPVS_SB_INT_F2. D[3]: JITTER_INT_F1. D[2]: JITTER_INT_F2. D[1]: VS_LOSE_INT_F1. D[0]: VS_LOSE_INT_F2.	
17h	REG102F2E	7:0	Default: 0x00	Access: R/W
(102F2Eh)	IRQ_FORCE_23_16[7:0]	7:0	Force a fake interrupt. D[7]: DVI_CK_LOSE_INT_F1 D[6]: DVI_CK_LOSE_INT_F2 D[5]: HS_LOSE_INT_F1. D[4]: HS_LOSE_INT_F2. D[3]: HTT_CHG_INT_F1. D[2]: HTT_CHG_INT_F2. D[1]: IPHCS1_DET_INT_F1. D[0]: IPHCS1_DET_INT_F2.	
17h	REG102F2F	7:0	Default: 0x00	Access: R/W
(102F2Fh)	IRQ_FORCE_31_24[7:0]	7:0	Force a fake interrupt. D[7]: ATG_READY_INT_F1. D[6]: ATG_READY_INT_F2. D[5]: ATP_READY_INT_F1. D[4]: ATP_READY_INT_F2. D[3]: ATS_READY_INT_F1. D[2]: ATS_READY_INT_F2. D[1]: CSOG_INT_F1. D[0]: CSOG_INT_F2.	
18h	REG102F30	7:0	Default: 0x00	Access: RO
(102F30h)	IRQ_RAW_STATUS_7_0[7: 0]	7:0	The raw status of interrupt so D[7]: VTT_CHG_INT_F1. D[6]: VTT_LOSE_INT_F2. D[5]: VSINT. D[4]: TUNE_FAIL_P. D[3]: N/A.	ource.



Index (Absolute)	Mnemonic	Bit	Description	
			D[2]: N/A. D[1]: N/A. D[0]: N/A.	
18h	REG102F31	7:0	Default: 0x00	Access: RO
(102F31h)	IRQ_RAW_STATUS_15_8[7:0]	7:0	The raw status of interrupt son D[7]: IPHCS_DET_INT_F1. D[6]: IPHCS_DET_INT_F2. D[5]: IPVS_SB_INT_F1. D[4]: IPVS_SB_INT_F2. D[3]: JITTER_INT_F1. D[2]: JITTER_INT_F2. D[1]: VS_LOSE_INT_F1. D[0]: VS_LOSE_INT_F2.	ource.
19h	REG102F32	7:0	Default: 0x00	Access: RO
(102F32h)	IRQ_RAW_STATUS_23_16[7:0]	7:0	The raw status of interrupt side [7]: DVI_CK_LOSE_INT_F1 D[6]: DVI_CK_LOSE_INT_F2 D[5]: HS_LOSE_INT_F1. D[4]: HS_LOSE_INT_F2. D[3]: HTT_CHG_INT_F1. D[2]: HTT_CHG_INT_F2. D[1]: IPHCS1_DET_INT_F1. D[0]: IPHCS1_DET_INT_F2.	
19h	REG102F33	7:0	Default: 0x00	Access: RO
(102F33h)	IRQ_RAW_STATUS_31_24[7:0]	7:0	The raw status of interrupt so D[7]: ATG_READY_INT_F1. D[6]: ATG_READY_INT_F2. D[5]: ATP_READY_INT_F1. D[4]: ATP_READY_INT_F2. D[3]: ATS_READY_INT_F1. D[2]: ATS_READY_INT_F2. D[1]: CSOG_INT_F1. D[0]: CSOG_INT_F2.	ource.
20h	REG102F40	7:0	Default: 0x00	Access: RO
(102F40h)	BIST_FAIL_0[7:0]	7:0	BIST fail status for LBI.	1
20h	REG102F41	7:0	Default: 0x00	Access: RO
(102F41h)	-	7:3	Reserved.	1
	BIST_FAIL_0[10:8]	2:0	See description of '102F40h'.	



Index (Absolute)	Mnemonic	Bit	Description	
21h	REG102F42	7:0	Default: 0x00	Access: RO
(102F42h)	-	7	Reserved.	
	BIST_FAIL_1[6:0]	6:0	BIST fail status for OP1.	
22h	REG102F44	7:0	Default: 0x00	Access: RO
(102F44h)	BIST_FAIL_2[7:0]	7:0	BIST fail status for VOP, VIP.	
22h	REG102F45	7:0	Default: 0x00	Access: RO
(102F45h)	-	7:5	Reserved.	
	BIST_FAIL_2[12:8]	4:0	See description of '102F44h'.	
23h	REG102F46	7:0	Default: 0x00	Access: RO
(102F46h)	BIST_FAIL_3[7:0]	7:0	BIST fail status for SCF.	
23h	REG102F47	7:0	Default: 0x00	Access: RO
(102F47h)	-	7:1	Reserved.	
	BIST_FAIL_3[8]	0	See description of '102F46h'.	
24h	REG102F48	7:0	Default: 0x00	Access: RO
(102F48h)	BIST_FAIL_4[7:0]	7:0	BIST fail status for OD.	
24h	REG102F49	7:0	Default: 0x00	Access: RO
(102F49h)	-	7:6	Reserved.	
	BIST_FAIL_4[13:8]	5:0	See description of '102F48h'.	_
33h	REG102F66	7:0	Default: 0xE1	Access: R/W
(102F66h)	WDT_VSEL[3:0]	7:4	Vsync lose watch dog timer f	lag select.
	WDT_HSEL[3:0]	3:0	Hsync lose watch dog timer f	flag select.
33h	REG102F67	7:0	Default: 0x00	Access: R/W
(102F67h)	-	7:1	Reserved.	
	WDT_EN	0	H/V sync lose watch dog time	er count enable.



IP1_M Register (Bank = 102F, Sub-bank = 01)

IP1_M Re	gister (Bank = 102F,	Sub-b	ank = 01)		
Index (Absolute)	Mnemonic	Bit	Description		
02h	REG102F04	7:0	Default: 0x83	Access: R/W	
(102F04h)	NO_SIGNAL	7	Input source enable. 0: Enable. 1: Disable; output is free-run.		
	AUTO_DETSRC[1:0]	6:5	00: Auto detected. 01: Input is separated HSYNC and VSYNC. 10: Input is Composite sync. 11: Input is sync-on-green (SOG).		
	COMP_SRC	4			
	CSC_EN	3	Input CSC function. 0: Disable (RGB -> RGB, defa 1: Enable (RGB -> YCbCr).	nult).	
	SOURCE_SELECT[2:0]	2:0	Input Source Select. 000: Analog 1. 001: Analog 2. 010: Analog 3. 011: DVI. 100: Video. 101: HDTV. 111: HDMI.		
02h	REG102F05	7:0	Default: 0x00	Access: R/W	
(102F05h)	FVDO_DIVSEL	7	Force Input Clock Divide Function. 0: Disable (Auto selected by h/W, used when input is video, default). 1: Enable (use 02h[14:12] as divider).		
	-	6	Reserved.		
	VD_PORT_SEL	5	External VD Port. 0: Port 0. 1: Port 1.		
	VD_ITU	4	VD ITU656 out, and Digital Ir	n for scaler.	
	VDEXT_SYNMD	3	External VD Using Sync. 0: Sync is Generated from Da 1: Sync from External Source	-	



	gister (Bank = 102F			
Index (Absolute)	Mnemonic	Bit	Description	
	YCBCR_EN	2	Input Source is YPbPr Format.	
	VIDEO_SELECT[1:0]	1:0	Video Port Select. 00: External 8/10 bits video port. 01: Internal video decoder mode A. 10: External 16/20 bits video port. 11: Internal video decoder mode B.	
03h	REG102F06	7:0	Default: 0x18 Access: R/W	
(102F06h)	DIRECT_DE	7	Digital Input Horizontal Sample Range. 0: Use DE as sample range, only V position can be adjusted 1: Use SPRHST and SPRHDC as sample range, both H and V position can be adjusted.	
DE_ONLY_ORI		6	DE Only. HSYNC and VSYNC are ignored. 0: Disable. 1: Enable.	
	VS_DLYMD	Input VSYNC Delay select.Delay 1/4 input HSYNC.No delay.		
	HS_REFEG		Input HSYNC reference edge select. 0: From HSYNC leading edge. 1: From HSYNC tailing edge.	
	VS_REFEG	3	Input VSYNC reference edge select. 0: From VSYNC leading edge. 1: From VSYNC tailing edge.	
	EXTEND_EARLY_LN	2	Early Sample Line Select. 0: 8 lines. 1: 16 lines.	
	VWRAP	1	Input image Vertical wrap. 0: Disable. 1: Enable.	
	HARDWARERAP		Input image Horizontal wrap. 0: Disable. 1: Enable.	
03h	REG102F07	7:0	Default: 0x80 Access: R/W	
(102F07h)	FRCV	7	Source Sync Enable. 1: Display will adaptively follow the Source, if Display Select this source. 0: Display Free Run, if Display Select this source.	



Index (Absolute)	Mnemonic	Bit	Description	
	AUTO_UNLOCK	6	Auto Lost Sync Detect Enable. When Mode Change, the Sync Process for this window will be stop until Set Source Sync Enable = 1 again. This is the backup solution for Coast.	
	FREE_FOLLOW	5	No memory bank control (used when FRCV=1).	
	FRC_FREEMD	4	Force output odd/even toggle when 2DDi for interlace input.	
	DATA10BIT	3	Set 10-bit input mode.	
	DATA8_ROUND	2	Use rounding for 8-bit input mode.	
	VD16_C_AHEAD	1	Video 16-bit mode fine tune Y/C order.	
	RESERVED	0		
04h	REG102F08	7:0	Default: 0x01 Access: R/W	
(102F08h)	SPRANGE_VST[7:0]	7:0	Image vertical sample start point, count by input HSYNC.	
04h	REG102F09	7:0	Default: 0x00 Access: R/W	
(102F09h)	-	7:3	Reserved.	
	SPRANGE_VST[10:8]	2:0	See description of '102F08h'.	
05h	REG102F0A	7:0	Default: 0x01 Access: R/W	
(102F0Ah)	SPRANGE_HST[7:0]	7:0	Image horizontal sample start point, count by input HSYNC.	
05h	REG102F0B	7:0	Default: 0x00 Access: R/W	
(102F0Bh)	-	7:3	Reserved.	
	SPRANGE_HST[10:8]	2:0	See description of '102F0Ah'.	
06h	REG102F0C	7:0	Default: 0x10 Access: R/W	
(102F0Ch)	SPRANGE_VDC[7:0]	7:0	Image vertical resolution (vertical display enable area count by line).	
06h	REG102F0D	7:0	Default: 0x00 Access: R/W	
(102F0Dh)	-	7:3	Reserved.	
	SPRANGE_VDC[10:8]	2:0	See description of '102F0Ch'.	
07h	REG102F0E	7:0	Default: 0x10 Access: R/W	
(102F0Eh)	SPRANGE_HDC[7:0]	7:0	Image horizontal resolution (vertical display enable area count by line).	
07h	REG102F0F	7:0	Default: 0x00 Access: R/W	
(102F0Fh)	-	7:3	Reserved.	
	SPRANGE_HDC[10:8]	2:0	See description of '102F0Eh'.	
08h	REG102F10	7:0	Default: 0x20 Access: R/W	
(102F10h)	FOSVDCNT_MD	7	Force Ext VD count adjustment Mode.	



Index (Absolute)	Mnemonic	Bit	Description	
			0: Disable. 1: Enable.	
	VDCNT[1:0]	6:5	VD count for adjusting order of UV, count from Hsync to first pixel UV order. 00: Normal. 01: 1. 10: 2. 11: 3.	
	VD_NOMASK	4	EAV/SAV Mask for Video. 0: Mask. 1: No mask.	
	IHSU	3	Input Hsync Usage. When ISEL = 000 or 001 or 010: (ADC) 0: Use Hsync to perform mode detection, HSOUT from ADC to sample pixel. 1: Use Hsync only. When ISEL = 011: (DVI) 0: Normal. 1: Enable DE Ahead/Delay adjust. When ISEL = 100: (VD) 0: Normal. 1: Output Black at blanking.	
	INTLAC_LOCKAVG VDO_YC_SWAP	1	Field time average (Interlace Lock Position Average). Y/C Swap (only useful for 16/20-bit video inputs). 0: Normal.	
	VDO_ML_SWAP	0	1: Y/C swap. MSB/LSB Swap. 0: Normal. 1: MSB/LSB swap.	
08h	REG102F11	7:0	Default: 0x00 Access: R/W	
(102F11h)	VDCLK_INV	7	External VD Port 0 Clock Inverse.	
	-	6	Reserved.	
	YPBPR_HS_SEPMD	5	YPbPr HSYNC Select Mode to Mode Detector. 0: Use Separate Hs for Coast Period. 1: Use PLL Hsout for Coast Period.	
	-	4	Reserved.	
VDCLK_DLY[3:0]		3:0	External VD Port 0 Clock delay.	



	gister (Bank = 102l			
Index (Absolute)	Mnemonic	Bit	Description	
09h	REG102F12	7:0	Default: 0x00	Access: R/W
(102F12h)	CSC_DITHEN	7	CSC Dithering Enable when C)2h[3]=1.
	INTLAC_DET_EDGE	6	Interlace detect Reference Ed 0: Leading edge. 1: Tailing edge.	dge.
FILED_ABSMD		5	Interlace detect using Middle (03h[5]=0 is better).	Point Method.
	INTLAC_AUTO	ITLAC_AUTO 4 Interlace /Progressive Manual Switch mode. 0: Auto Switch VST(04), VDC (06). 1: Disable Auto Switch VST(04), VDC(06).		(06).
	Y_LOCK[3:0]	3:0	Early Sample Line for Capture Port Frame information Switch. 0000: 8 Lines Ahead from SPRANGE_VST. 0001: 1 Line Ahead from SPRANGE_VST. 0010: 2 Lines Ahead from SPRANGE_VST. 0011: 3 Lines Ahead from SPRANGE_VST. 1111: 15 Lines Ahead from SPRANGE_VST.	
0Ah	REG102F14	7:0	Default: 0x00	Access: R/W
(102F14h)	IP_INT_SEL[7:0]	7:0	No load (Reserved).	1
0Bh	REG102F17	7:0	Default: 0x00	Access: R/W
(102F17h)	H_MIR	7	H Mirror Enable.	1,000
	-	6:0	Reserved.	
0Ch	REG102F18	7:0	Default: 0x00	Access: R/W
(102F18h)	-	7:2	Reserved.	17.000001111111
	AUTO_INTLAC_INV	1	Auto Filed Switch Mode Filed	Inverse.
	AUTO_INTLAC_MD	0	Auto Field Switch Mode for V	tt = 2N+1 and 4N+1.
0Ch	REG102F19	7:0	Default: 0x00	Access: R/W
(102F19h)	CS_DET_CNT[7:0]	7:0	Composite Sync Separate Decision Count. 0: Hardware Auto Decide. 1: Software Program.	
0Dh	REG102F1A	7:0	Default: 0x00	Access: R/W
(102F1Ah)	OVERSAP_EN	7	FIR Down Sample Enable, for FIR Purpose. 0: No down, 5-tap support. 1: Down Enable, ratio / tap of	FIR Double rate 2x -> 1x after



FIR Purpose.	Index (Absolute)	Mnemonic	Bit	Description
FIR Purpose.		OVERSAP_PHS[2:0]	6:4	FIR Down Sample Divider Phase.
ATG_HIR 7 Max value flag for R channel (Read Only). 0: Normal. 1: Max value (255) value when ATG_DATA_MD = 0. Output over max value (255) when ATG_DATA_MD ATG_HIG 6 Max value flag for G channel (Read Only). 0: Normal. 1: Max value (255) value when ATG_DATA_MD Output over max value (255) when ATG_DATA_MD = 0. Output over max value (255) when ATG_DATA_MD = 0. Output over max value (255) when ATG_DATA_MD ATG_HIB 5 Max value flag for B channel (Read Only). 0: Normal. 1: Max value (255) value when ATG_DATA_MD = 0. Output over max value (255) when ATG_DATA_MD ATG_CALMD 4 ADC Calibration Enable. 0: Disable. 1: Reserved. ATG_DATA_MD 3 Auto Gain Result selection. 0: Output is overflow/underflow. ATG_HISMD 2 Auto Gain Mode. 0: Normal mode (result will be cleared every frame) 1: History mode (result remains not cleared till ATG_ ATG_READY 1 Auto Gain Result Ready. 0: Result not ready. 1: Result ready. 1: Resu		OVERSAP_CNT[3:0]	3:0	0: No down, 5 taps. 1: 2 to 1 down, 11 taps. Others: Reserved. For ExtVD is CCIR656, set to 0 and OVERSAP_EN = 1 will do
O: Normal. 1: Max value (255) value when ATG_DATA_MD = 0. Output over max value (255) when ATG_DATA_MD ATG_HIG 6 Max value flag for G channel (Read Only). O: Normal. 1: Max value (255) value when ATG_DATA_MD = 0. Output over max value (255) when ATG_DATA_MD = 0. Output over max value (255) when ATG_DATA_MD ATG_HIB 5 Max value flag for B channel (Read Only). O: Normal. 1: Max value (255) value when ATG_DATA_MD = 0. Output over max value (255) when ATG_DATA_MD = 0. Output over max value (255) when ATG_DATA_MD = 0. Output over max value (255) when ATG_DATA_MD ATG_CALMD 4 ADC Calibration Enable. O: Disable. 1: Reserved. ATG_DATA_MD 3 Auto Gain Result selection. O: Output has max/min value. 1: Output is overflow/underflow. ATG_HISMD 2 Auto Gain Mode. O: Normal mode (result will be cleared every frame) 1: History mode (result remains not cleared till ATG_ ATG_READY 1 Auto Gain Result Ready. O: Result not ready. 1: Result ready. ATG_EN O Auto Gain Function Enable. O: Disable. 1: Enable. OEh REG102F1D 7:0 Default: OxOO Access: RO, R/W	0Eh	REG102F1C	7:0	Default: 0x00 Access: RO, R/W
0: Normal. 1: Max value (255) value when ATG_DATA_MD = 0. Output over max value (255) when ATG_DATA_MD ATG_HIB 5 Max value flag for B channel (Read Only). 0: Normal. 1: Max value (255) value when ATG_DATA_MD = 0. Output over max value (255) when ATG_DATA_MD = 0. Output over max value (255) when ATG_DATA_MD ATG_CALMD 4 ADC Calibration Enable. 0: Disable. 1: Reserved. ATG_DATA_MD 3 Auto Gain Result selection. 0: Output has max/min value. 1: Output is overflow/underflow. ATG_HISMD 2 Auto Gain Mode. 0: Normal mode (result will be cleared every frame) 1: History mode (result remains not cleared till ATG_ ATG_READY 1 Auto Gain Result Ready. 0: Result not ready. 1: Result ready. 1: Result ready. ATG_EN 0 Auto Gain Function Enable. 0: Disable. 1: Enable. OEh REG102F1D 7:0 Default: 0x00 Access: RO, R/W	(102F1Ch)	ATG_HIR	7	
0: Normal. 1: Max value (255) value when ATG_DATA_MD = 0. Output over max value (255) when ATG_DATA_MD ATG_CALMD 4 ADC Calibration Enable. 0: Disable. 1: Reserved. ATG_DATA_MD 3 Auto Gain Result selection. 0: Output has max/min value. 1: Output is overflow/underflow. ATG_HISMD 2 Auto Gain Mode. 0: Normal mode (result will be cleared every frame) 1: History mode (result remains not cleared till ATG_ ATG_READY 1 Auto Gain Result Ready. 0: Result not ready. 1: Result ready. ATG_EN 0 Auto Gain Function Enable. 0: Disable. 1: Enable. OEh REG102F1D 7:0 Default: Ox00 Access: RO, R/W		ATG_HIG	6	
0: Disable. 1: Reserved. ATG_DATA_MD 3 Auto Gain Result selection. 0: Output has max/min value. 1: Output is overflow/underflow. ATG_HISMD 2 Auto Gain Mode. 0: Normal mode (result will be cleared every frame) 1: History mode (result remains not cleared till ATG_ ATG_READY 1 Auto Gain Result Ready. 0: Result not ready. 1: Result ready. ATG_EN 0 Auto Gain Function Enable. 0: Disable. 1: Enable. 0Eh REG102F1D 7:0 Default: 0x00 Access: RO, R/W		ATG_HIB	5	
0: Output has max/min value. 1: Output is overflow/underflow. ATG_HISMD 2 Auto Gain Mode. 0: Normal mode (result will be cleared every frame) 1: History mode (result remains not cleared till ATG_ ATG_READY 1 Auto Gain Result Ready. 0: Result not ready. 1: Result ready. 1: Result ready. ATG_EN 0 Auto Gain Function Enable. 0: Disable. 1: Enable. OEh REG102F1D 7:0 Default: 0x00 Access: RO, R/W		ATG_CALMD	4	0: Disable.
O: Normal mode (result will be cleared every frame) 1: History mode (result remains not cleared till ATG_ ATG_READY 1 Auto Gain Result Ready. 0: Result not ready. 1: Result ready. ATG_EN 0 Auto Gain Function Enable. 0: Disable. 1: Enable. OEh REG102F1D 7:0 Default: 0x00 Access: RO, R/W		ATG_DATA_MD	3	0: Output has max/min value.
0: Result not ready. 1: Result ready. ATG_EN 0 Auto Gain Function Enable. 0: Disable. 1: Enable. OEh REG102F1D 7:0 Default: 0x00 Access: RO, R/W		ATG_HISMD	2	Auto Gain Mode. 0: Normal mode (result will be cleared every frame). 1: History mode (result remains not cleared till ATG_EN = 0)
0: Disable. 1: Enable. OEh REG102F1D 7:0 Default: 0x00 Access: RO, R/W		ATG_READY	1	0: Result not ready.
((00747))		ATG_EN	0	0: Disable.
(102F1Dh) ATC 10DIT 7 And and 10 bit words	0Eh	REG102F1D	7:0	Default: 0x00 Access: RO, R/W
Auto gain 10-bit mode.	(102F1Dh)	ATG_10BIT	7	Auto gain 10-bit mode.



Index (Absolute)	Mnemonic	Bit	Description	
	AV_DET	6	AV Detect for Cb Cr. 0: CbCr Range is define by 0 YCBCR_EN. 1: Cb Cr Min is define in 89 A Cb Cr Max is defined in 8A A	ATP_GTH.
	-	5:3	Reserved.	
	ATG_UPR	2	0: Normal. 1: Min value present when ATG_CALMD = 0, ATG_DATA_ME = 0. Calibration result (needs to decrease offset) when ACE = Min value flag for G channel. 0: Normal. 1: Min value present when ATG_CALMD = 0, ATG_DATA_ME = 0. Calibration result (needs to decrease offset) when ACE =	
	ATG_UPG	1		
	ATG_UPB	0		
0Fh	REG102F1E	7:0	Default: 0x00	Access: R/W
(102F1Eh)	AUTO_COAST	7	Auto Coast enable when mod 0: Disable. 1: Enable.	de change.
	OP2_COAST	6	Coast Status (Read only). 0: Coast is inactive. 1: Coast is active (free run).	
	ATPSEL[1:0]	5:4	Auto Phase Value Select (read from registers 0x8C~0x8F). 00: R/G/B total value. 01: Only R value. 10: Only G value. 11: Only B value.	
	PIP_SW_DOUBLE	3	Double Sample for. 1. VD. 2. Ext VD 656 Format. 3. Ext 444 Format. The Purpose is to provide 2X	Z Pixel Rate.



Index (Absolute)	Mnemonic	Bit	Description		
			For FIR Down Sample, and give 11 TAP Filter.		
	ATGSEL[2:0]	2:0	Select Auto Gain Report for F 000: Minimum R value. 001: Minimum G value. 010: Minimum G value. 011: Maximum R value. 100: Maximum G value. 101: Maximum B value. 11x: Reserved.	Reg 7D.	
10h	REG102F20	7:0	Default: 0x00	Access: RO, R/W	
(102F20h)	JIT_R	7	Jitter function Left / Right result for 86h and 87h. 0: Left result. 1: Right result.		
	JIT_SWCLR_SB 6 Jitter Software clear. 0: Not clear. 1: Clear.				
	-	5	Reserved.		
	JITTER_HISMD 4 Jitter function Mode. 0: Update every frame. 1: Keep the history value.				
	JITTER	3	JITTER function Result. 0: No jitter. 1: Jitter present.		
	ATS_HISMD	2	Auto position function Mode. 0: Update every frame. 1: Keep the history value.		
	ATS_READY	1	Auto position result Ready. 0: Result ready. 1: Result not ready.		
ATS_EN		0	Auto position function Enable. 0: Disable. 1: Enable. Disable-to-enable needs at least 2 frame apart for ready to settle.		
10h	REG102F21	7:0	Default: 0x00	Access: R/W	
(102F21h)	THOLD[3:0]	7:4	Auto position Valid Data Value. 0000: Valid if data >= 0000 0000. 0001: Valid if data >= 0001 0000.		



Index (Absolute)	Mnemonic	Bit	Description	
			0010: Valid if data >= 0010	0000.
			1111: Valid if data >= 1111	0000.
	-	3:1	Reserved.	
	ATS_PIXMD	0	Auto Position Force Pixel Mode.	
			0: DE or Pixel decided by the 1: Force Pixel Mode.	e Source.
11h	REG102F22	7:0	Default: 0x00	Access: RO
(102F22h)	ATGSEL_VALUE[7:0]	7:0	Auto Gain Value.	Access. No
` ,	ATOSEL_VALUE[7.0]	7.0	(Selected by register 0Fh[2:0	01).
11h	REG102F23	7:0	Default: 0x00	Access: RO
(102F23h)	-	7:2	Reserved.	I
	ATGSEL_VALUE[9:8]	1:0	See description of '102F22h'.	
12h	REG102F24	7:0	Default: 0x00	Access: RO
(102F24h)	ATS_VSTDBUF[7:0]	7:0	Auto position detected result Vertical Starting point.	
12h	REG102F25	7:0	Default: 0x00	Access: RO
(102F25h)	-	7:3	Reserved.	
	ATS_VSTDBUF[10:8]	2:0	See description of '102F24h'.	
13h	REG102F26	7:0	Default: 0x00	Access: RO
(102F26h)	ATS_HSTDBUF[7:0]	7:0	Auto position detected result	Horizontal Starting point.
13h	REG102F27	7:0	Default: 0x00	Access: RO
(102F27h)	-	7:4	Reserved.	
	ATS_HSTDBUF[11:8]	3:0	See description of '102F26h'.	
14h	REG102F28	7:0	Default: 0x00	Access: RO
(102F28h)	ATS_VEDDBUF[7:0]	7:0	Auto position detected result	Vertical End point.
14h	REG102F29	7:0	Default: 0x00	Access: RO
(102F29h)	-	7:3	Reserved.	
	ATS_VEDDBUF[10:8]	2:0	See description of '102F28h'.	
15h	REG102F2A	7:0	Default: 0x00	Access: RO
(102F2Ah)	ATS_HEDDBUF[7:0]	7:0	Auto position detected result	Horizontal End point.
15h	REG102F2B	7:0	Default: 0x00	Access: RO
(102F2Bh)	-	7:4	Reserved.	
	ATS_HEDDBUF[11:8]	3:0	See description of '102F2Ah'.	
16h	REG102F2C	7:0	Default: 0x00	Access: RO



Index (Absolute)	Mnemonic	Bit	Description	
(102F2Ch)	REG_JLST[7:0]	7:0	Jitter function detected Le frame) depend on REG_10	ft/Right most point state (previous DH[7] (default = 7ffh).
16h	REG102F2D	7:0	Default: 0x00	Access: RO
(102F2Dh)	-	7:4	Reserved.	
	REG_JLST[11:8]	3:0	See description of '102F20	Ch'.
17h	REG102F2E	7:0	Default: 0x00	Access: R/W
(102F2Eh)	-	7:6	Reserved.	
	L12_LIMIT_EN	5	5 Background Noise reduction Enable.0: Disable.1: Enable.	
	HIPX_LIMIT_EN	4	High level Noise reduction 0: Disable. 1: Enable.	Enable.
	-	3	Reserved.	
	PIX_TH[2:0]	2:0	Auto Noise Level. 111: Noise level = 16.	
18h	REG102F30	7:0	Default: 0x01	Access: R/W
(102F30h)	ATP_GTH[7:0]	7:0	Auto Phase Gray scale Threshold for ATP[23:16] when ATPN[31:24] = 0.	
18h	REG102F31	7:0	Default: 0x10	Access: R/W
(102F31h)	ATP_TH[7:0]	7:0	Auto Phase Text Threshold	d for ATP[31:24] .
19h	REG102F32	7:0	Default: 0x00	Access: RO, R/W
(102F32h)	-	7	Reserved.	
	ATP_GRY	6	Auto Phase Gray scale det	ect (Read Only).
	ATP_TXT	5	Auto Phase Text detect (R	ead Only).
	ATPMASK[2:0]	4:2	Auto Phase Nose Mask. 000: Mask 0 bit, default value. 001: Mask 1 bit. 010: Mask 2 bits. 011: Mask 3 bits. 100: Mask 4 bits. 101: Mask 5 bits. 110: Mask 6 bits.	
	ATP_READY	1	111: Mask 7 bits. Auto Phase Result ready.	
			0: Result not ready.	



Index (Absolute)	Mnemonic	Bit	Description	
			1: Result ready.	
	ATP_EN	0	Auto Phase function Enable. 0: Disable. 1: Enable.	
1Ah	REG102F34	7:0	Default: 0x00	Access: R/W
(102F34h)	ATP[7:0]	7:0	Auto Phase Value.	
1Ah	REG102F35	7:0	Default: 0x00	Access: R/W
(102F35h)	ATP[15:8]	7:0	See description of '102F34h'.	
1Bh	REG102F36	7:0	Default: 0x00	Access: R/W
(102F36h)	ATP[23:16]	7:0	See description of '102F34h'.	
1Bh	REG102F37	7:0	Default: 0x00	Access: R/W
(102F37h)	ATP[31:24]	7:0	See description of '102F34h'.	
1Ch	REG102F38	7:0	Default: 0x00 Access: RO, R/W	
	LB_TUNE_READY	7	Input VSYNC Blanking Status. 0: In display. 1: In blanking.	
	DELAYLN_NUM[2:0]	6:4	Delay Line After Sample V Start for Input Trigger Point.	
	-	3:2	Reserved.	
	UNDERRUN	1	Under run status for FIFO.	
	OVERRUN	0	Over run status for FIFO.	
1Dh	REG102F3A	7:0	Default: 0x05	Access: R/W
(102F3Ah)	-	7	Reserved.	
	DE_LOCKH_MD	6	DE Lock H Position Mode.	
	HSTOL[5:0]	5:0	HSYNC Tolerance for Mode (5: Default value.	Change.
1Dh	REG102F3B	7:0	Default: 0x01	Access: R/W
(102F3Bh)	VDO_VEDGE	7	Interlace mode VSYNC refere	ence edge.
	RAW_VSMD	6	Bypass mode Raw VSYNC ou	itput from SYNC Separator.
	HTT_FILTERMD	5	Auto No signal Filter mode. 0: Disable. 1: Enable (update Htt after 4 tolerance).	sequential lines over
	AUTO_NO_SIGNAL	4	Auto No signal Enable. This Will Auto Set Current Bank 02[7] = 1 if Mode Change.	



Index (Absolute)	Mnemonic	Bit	Description	
	VS_TOL[3:0]	3:0	VSYNC Tolerance for Mode Change. 1: Default value.	
1Eh	REG102F3C	7:0	Default: 0x00 Access: RO, R/W	
(102F3Ch)	SOG_OFFMUX[1:0]	7:6	Off Line SOG source select. 00: Select analog 1 SOG. 01: Select analog 2 SOG. 10: Select analog 3 SOG.	
	IPHCS0_ACT	5	Analog 1 HSYNC Pin Active.	
	IPHCS1_ACT	4	Analog 2 HSYNC Pin Active.	
	IPHS_SB_S	3	Input normalized HSYNC pin Monitor. Show input HSYNC pin directly. (Active Low).	
	IPVS_SB_S	2	Input normalized VSYNC pin Monitor. Show input VSYNC pin directly. (Active Low).	
	OPHS	1	Output normalized HSYNC pin Monitor. Show output HSYNC pin directly. (Active Low).	
	OPVS	0	Output normalized VSYNC pin Monitor. Show output VSYNC pin directly. (Active Low).	
1Eh	REG102F3D	7:0	Default: 0x00 Access: RO	
(102F3Dh)	IPVS_ACT	7	Input On Line Source VSYNC Active. 0: Not active. 1: Active.	
	IPHS_ACT	6	Input On Line Source HSYNC Active. 0: Not active. 1: Active.	
	CS_DET	5	Composite Sync Detected status. 0: Input is not composite sync. 1: Input is detected as composite sync.	
	SOG_DET	4	Sync-On-Green Detected status. 0: Input is not SOG. 1: Input is detected as SOG.	
	INTLAC_DET	3	Interlace / Non-interlace detecting result by this chip. 0: Non-interlace. 1: Interlace.	



Index (Absolute)	Mnemonic	Bit	Description	
	FIELD_DET	2	Input odd/even field detecting: Even. 1: Odd.	ng result by this chip.
	HSPOL	Input On Line Source HSYNC polarity de chip.O: Active low.1: Active high.		polarity detecting result by this
	VSPOL	0	Input On Line Source VSYNC chip. 0: Active low. 1: Active high.	polarity detecting result by this
1Fh	REG102F3E	7:0	Default: 0x00	Access: R/W
(102F3Eh)	VTT[7:0]	7:0	Input Vertical Total, count by	HSYNC.
1Fh	REG102F3F	7:0	Default: 0x00	Access: R/W
(102F3Fh)	VS_PW_VDOMD	7	VSYNC Raw Pulse Width for Measurement.	
	-	6	Reserved.	
	HSPW_SEL	5	Vsync Pulse Width Read Enable. The Report is shown in Current Bank 22.	
	-	4:3	Reserved.	
	VTT[10:8]	2:0	See description of '102F3Eh'.	
20h	REG102F40	7:0	Default: 0x00	Access: R/W
(102F40h)	HTT_FOR_READ[7:0]	7:0	Input Horizontal Period, cour	nt by reference clock.
20h	REG102F41	7:0	Default: 0x00	Access: R/W
(102F41h)	LN4_DETMD	7	Input HSYNC period Detect N 0: 1 line. 1: 8 lines.	лоde.
	TEST_CSHTT	6	Report Sync Separator Htt by 0: Htt Report by Mode Detect 1: Htt Report by Sync Separator	tor.
	HTT_FOR_READ[13:8]	5:0	See description of '102F40h'.	
21h	REG102F42	7:0	Default: 0x00	Access: R/W
(102F42h)	FIELD_SWMD	7	Shift Line Method When Field 0: Old method. 1: New method.	d Switch.
	COAST_HS_SEPMD	6	HSYNC in coast for Data Capture. 0: HSOUT (recommended).	



Index (Absolute)	Mnemonic	Bit	Description	
			1: Re-shaped HSYNC.	
	USR_VSPOL	5	User defined input VSYNC Polarity, active when USR_VSPOLMD =1. 0: Active low. 1: Active high.	
0: Use result of internal circ 1: Defined by user (USR_VS		Input VSYNC polarity judgment.0: Use result of internal circuit detection.1: Defined by user (USR_VSPOL).		
		0: Active low.		
	USR_HSPOLMD	2	Input HSYNC polarity judgment. 0: Use result of internal circuit detection. 1: Defined by user (USR_HSPOL).	
	USR_INTLAC	1	User defined non-interlace/interlace, active when USR_INTLACMD = 1. 0: Non-interlace. 1: Interlace.	
	USR_INTLACMD	0	Interlace judgment. 0: Use result of internal circuit detection. 1: Defined by user (USR_INTLAC).	
21h	REG102F43	7:0	Default: 0x00 Access: R/W	
(102F43h)	MEMSYN_TO_VS[1:0]	7:6	Memory control Switch Method. 00: Sample V End. 01: Sample V Start. 10: Sample V Start Ahead by Current Bank 09[3:0]. 11: Sample V Start Ahead by Current Bank 09[3:0] x 2.	
	DE_ONLY_HTT_CHGMD	5	DE Only mode Htt Change status mode. 0: Mode Change Provide in data clock Domain. 1: Mode Change Provide in data clock and Fix Clock Domain (recommended).	
	DE_ONLY_HTT_SRC	4	DE Only mode Htt Report Source. 0: Form Input DE. 1: From Re-generated DE.	
	ADC_VIDEO_FINV	3	Component Video Field Inversion when ADC_VIDEO = 1 for Data Align. 0: Normal.	



IP1_M Re	gister (Bank = 102F	, Sub-b	ank = 01)	
Index (Absolute)	Mnemonic	Bit	Description	
			1: Invert.	
	EXT_FIELDMD	2	Video External Field. 0: Use result of internal circuit detection. 1: Use external field.	
	FIELD_DETMD	1	Interlace Field detect method select. 0: Use the HSYNC numbers of a field to judge. 1: Use the relationship of VSYNC and HSYNC to judge. Interlace Field Invert. 0: Normal. 1: Invert.	
	FIELD_INV	0		
22h	REG102F44	7:0	Default: 0x00	Access: RO
(102F44h)	HSPW[7:0]	7:0	Pulse Width Report. If Current Bank HSPW_SEL (1F[13]) = 0, Report HSYNC. If Current Bank HSPW_SEL (1F[13]) = 1, Report VSYNC.	
23h	REG102F46	7:0	Default: 0x1E Access: R/W	
(102F46h)	DVICK_WIDTH[7:0]	7:0 DVI clock detection threshold, see Cah for usage 0x1E). Cah[6] = 0: DVI clock is OK, Freq(DVI) > Freq 23h/128. Cah[6] = 1: DVI clock is missing, Freq(DVI) < 23h/128. Where Ebh default to 0x1E(30).		Freq(DVI) > Freq(xtal) * sing, Freq(DVI) < Freq(xtal) *
23h	REG102F47	7:0	Default: 0x00	Access: RO, R/W
(102F47h)	VD_FREE	7	Video in Free Run Mode (Rea	nd Only).
	MIN_VTT[6:0]	6:0	Minimum Vtt. When detected Vtt < MIN_V interlace freerun mode.	TT[6:0] x 16, into the video
24h	REG102F48	7:0	Default: 0x00	Access: R/W
(102F48h)	VS_SEP_SEL	7	SYNC Separator VSYNC for Mode Detect. 0: RAW VSYNC (H / V Relationship is Keep for Interlace Detect). 1: HSYNC Align VSYNC (H / V Relationship is lose for Interlace Detect).	
	VIDEO_D1L_H	6	Component Video Delay Line. (VIDEO_D1L_H + VIDEO_D1L_L) = 00: Delay 1 Line for Another Field. 01: Delay 2 Lines for Another Field.	



Index (Absolute)	Mnemonic	Bit	Description	
			10: Delay 3 Lines for Another Field.	
			11: Delay 4 Lines for Another Field.	
	ADC_VIDEO	5	ADC Input Select.	
			0: PC Source.	
	VIDEO_D1L_L	4	1: Component Video Polov Line	
	VIDEO_DIL_L	4	Component Video Delay Line. (VIDEO_D1L_H + VIDEO_D1L_L) =	
			00: Delay 1 Line for Another Field.	
			01: Delay 2 Lines for Another Field.	
			10: Delay 3 Lines for Another Field.	
	00 0117 140		11: Delay 4 Lines for Another Field.	
	CS_CUT_MD	3	Composite SYNC cut mode. (Test Purpose).	
			0: Disable.	
			1: Enable.	
	EXTVS_SEPINV	2	External VSYNC polarity (only used when COAST_SRCS is 1)	
			0: Normal.	
			1: Invert.	
	COAST_SRC	1	Coast VSYNC Select.	
			0: Internal Separated VSYNC (Default). 1: External VSYNC (Test Purpose).	
	COAST_POL	0	Coast Polarity to PAD.	
24h	REG102F49	7:0	Default: 0x00 Access: R/W	
(102F49h)	COAST_FBD[7:0]	7:0	Front tuning.	
			00: Coast start from 1 HSYNC leading edge.	
			01: Coast start from 2 HSYNC leading edge, default value	
			254. Coast start from 255 USVNC loading adm	
			254: Coast start from 255 HSYNC leading edge.255: Coast start from 256 HSYNC leading edge.	
 25h	REG102F4A	7:0	Default: 0x00 Access: R/W	
(102F4Ah)	COAST_BBD[7:0]	7:0	End tuning.	
		110	00: Coast end at 1 HSYNC leading edge.	
			01: Coast end at 2 HSYNC leading edge, default value.	
			254: Coast end at 255 HSYNC leading edge.255: Coast end at 256 HSYNC leading edge.	
 26h	REG102F4C	7:0	Default: 0x00 Access: R/W	
(102F4Ch)	GR_DE_EN	7.0	DE or HSYNC post Glitch removal function Enable.	



Index (Absolute)	Mnemonic	Bit	Description		
			0: Disable.		
			1: Enable.		
	FILTER_NUM[2:0]	6:4	DE or HSYNC post Glitch removal Range.		
			Analog:		
			000: 0 XTAL clock.		
			001: 1 XTAL clock.		
			010: 2 XTAL clock.		
			111: 7 XTAL clock.		
			DVI:		
			000: 0x8 input clock. 001: 1x8 input clock.		
			010: 2x8 input clock.		
			111: 7x8 input clock.		
	GR_HS_VIDEO	3	Input HSYNC Filter.		
			When input source is analog:		
			0: Filter off.		
			1: Filter on.When input source is DVI:0: Normal.		
			1: More tolerance for unstable DE.		
	GR_EN	2	Input sync sample mode.		
			0: Normal.		
			1: Glitch-removal.		
	HVTT_LOSE_MD	1	Htt/Vtt Lost Mode for INT.		
			0: By counter overflow.		
			1: By counter overflow + Active Detect IPVS_ACT, IPHS_ACT		
			(E1[7:6]) (recommended).		
	IDCLK_INV	0	Capture Port Sample CLK Invert.		
			0: Normal.		
			1: Invert.		
27h	REG102F4E	7:0	Default: 0x00 Access: R/W		
(102F4Eh)	AFT	7	ATP Filter for Text (4 frames).		
			0: Disable.		
			1: Enable.		
	IDHTT	6	DE only mode HTT count by IDCLK.		
			0: Disable.		
			1: Enable.		
	VSGR	5	VSYNC glitch removal with line less than 2 (DE Only).		



Index	Mnemonic	Bit	Description		
(Absolute)	Milemonic	DIL	Description		
			0: Disable.		
			1: Enable.		
	VSP	4	VSYNC Protect with V total (DE Only).		
			0: Disable.		
		3	1: Enable. Reserved.		
	-				
	DEGP	2	DE only mode Glitch Protect 0: Disable.	for position.	
			1: Enable.		
	- 1:0 Reserved.				
29h	REG102F52	7:0	Default: 0x00	Access: RO, R/W	
(102F52h)	VS_SEP_SEL_1	7	New Interlace Detect Method by Big and Small line counts for a field.		
	VS_SEP_SEL_0	6	Hardware Auto Vsync Start Line Method Select.		
	INTLAC_DET_MODE[1:0]	5:4	Interlace detect mode. 00: Off. 01: Only for line total number is even. 10: All case. 11: Off.		
	EUP_AU_HDTV_DET	3	Europe/Australia 1080i HDTV Detect.		
	EUP_HDTV_DET	2	EUROPE 1080i HDTV Detect.	201001.	
	EUP_AUTOFIELD	1	EUR/AUS 1080i HDTV Auto Field Mode.		
	EUP_HDTV	0	EUR/AUS 1080i HDTV Force		
29h	REG102F53	7:0	Default: 0x00	Access: RO, R/W	
(102F53h)	LOCK2LOCK_REPORT[3:0]	7:4	Check Lock to Lock Line Cour		
	-	3:1	Reserved.	The filteriace hate correct.	
	ATRANGE_EN	0	Auto Range Enable. 0: Define Automatically. 1: Define by Current Bank 2a-2b.		
2Ah	REG102F54	7:0	Default: 0x00	Access: R/W	
(102F54h)	ATRANGE_VST[7:0]	7:0	Auto Function (Position, Gain count by input HSYNC.	Phase) vertical start point,	
2Ah	REG102F55	7:0	Default: 0x00	Access: R/W	
(102F55h)	-	7:3	Reserved.		
	ATRANGE_VST[10:8]	2:0	See description of '102F54h'.		



IP1_M Reg	gister (Bank = 102F,	Sub-b	ank = 01)	
Index (Absolute)	Mnemonic	Bit	Description	
2Bh	REG102F56	7:0	Default: 0x00	Access: R/W
(102F56h)	ATRANGE_HST[7:0]	7:0	Auto Function (Position, Gain Phase) horizontal start point count by input dot clock.	
2Bh	REG102F57	7:0	Default: 0x00	Access: R/W
(102F57h)	-	7:3	Reserved.	
	ATRANGE_HST[10:8]	2:0	See description of '102F56h'.	
2Ch	REG102F58	7:0	Default: 0x00	Access: R/W
(102F58h)	ATRANGE_VDC[7:0]	7:0	Auto Function (Position, Gain count by input HSYNC.	Phase) vertical resolution,
2Ch	REG102F59	7:0	Default: 0x00	Access: R/W
(102F59h)	-	7:3	Reserved.	
	ATRANGE_VDC[10:8]	2:0	See description of '102F58h'.	
2Dh	REG102F5A	7:0	Default: 0x00	Access: R/W
(102F5Ah)	ATRANGE_HDC[7:0]	7:0	Auto Function (Position, Gain count by input dot clock.	Phase) horizontal resolution,
2Dh (102F5Bh)	REG102F5B	7:0	Default: 0x00	Access: R/W
	-	7:3	Reserved.	
	ATRANGE_HDC[10:8]	2:0	See description of '102F5Ah'.	
2Eh	REG102F5C	7:0	Default: 0x00	Access: R/W
(102F5Ch)	-	7:2	Reserved.	
	GOP_CLK_FREE	1	GOP clock gating enable. 0: Can gate the GOP clock. 1: Don't gate the GOP clock.	
	IP2_CLK_GATE_EN	0	IP2 clock gating enable. 0: Don't gate the IDCLK. 1: Can gate the IDCLK.	
30h	REG102F60	7:0	Default: 0x00	Access: R/W
(102F60h)	INSERT_NUM[7:0]	7:0	Vsync INSERT_NUMBER_OFF	SET.
30h	REG102F61	7:0	Default: 0x00	Access: R/W
(102F61h)	INSERT_SEL	7	Vsync INSERT_NUMBER_OFF	SET enable.
	-	6:3	Reserved.	
	INSERT_NUM[10:8]	2:0	See description of '102F60h'.	
31h (102F62h)	REG102F62	7:0	Default: 0x00	Access: R/W
	LOCK_NUM[7:0]	7:0	Vsync LOCK_NUMBER_OFFSET.	



IP1_M Re	gister (Bank = 102F, S	Sub-b	ank = 01)	
Index (Absolute)	Mnemonic	Bit	Description	
31h	REG102F63	7:0	Default: 0x00	Access: R/W
(102F63h)	LOCK_SEL	7	Vsync LOCK_NUMBER_OFFSET enable.	
	-	6:3	Reserved.	
	LOCK_NUM[10:8]	2:0	See description of '102F62h'.	
32h (102F64h)	REG102F64	7:0	Default: 0x00	Access: R/W
	VLOCK[7:0]	7:0	VLOCK.	
32h	REG102F65	7:0	Default: 0x00	Access: R/W
(102F65h)	MEMSYN_TO_VS_NEW[1:0]	7:6	Memory control Switch Method. 0x: Reference 21[15:14]. 10: Sample V end delay 3 lines. 11: Sample V end delay 4 lines.	
	-	5:3	Reserved.	
	AUTO_NOS_HV_LOSE	2	Auto no signal set enable wh	en H/V sync at the same.
	AUTO_NOS_V_LOSE	1	Auto no signal set enable when V sync lose.	
	AUTO_NOS_H_LOSE	0	Auto no signal set enable when H sync lose.	



IP2_M Register (Bank = 102F, Sub-bank = 02)

IP2_M Re	gister (Bank = 102F	, Sub-b	ank = 02)	
Index (Absolute)	Mnemonic	Bit	Description	
01h	REG102F02	7:0	Default: 0x00	Access: R/W
(102F02h)	VFAC_SHT	7	VSD factor shift enable.	
	VFAC_SHT_INV	6	VSD field inverse.	
	IP2_F422EN	5	Force IP 442 format enable.	
	IP2_F422	4	1: IP 422. 0: IP 444.	
	-	3	Reserved.	
	CSC_DITHEN	2	CSC dither function enable.	
	VSD_DITHEN	1	VSD dither function enable.	
	HSD_DITHEN	0	HSD dither function enable.	
01h	REG102F03	7:0	Default: 0x00	Access: R/W
(102F03h)	-	7:6	Reserved.	
	VOUT_PROC	5	VOUT_PROC.	
	HOUT_PROC	4	HOUT_PROC.	
	-	3:0	Reserved.	
02h	REG102F04	7:0	Default: 0x00	Access: R/W
(102F04h)	HFAC_SET_IP[7:0]	7:0	HSD initial factor.	
02h	REG102F05	7:0	Default: 0x00	Access: R/W
(102F05h)	HFAC_SET_IP[15:8]	7:0	See description of '102F04h'.	
03h	REG102F06	7:0	Default: 0x00	Access: R/W
(102F06h)	-	7:4	Reserved.	
	HFAC_SET_IP[19:16]	3:0	See description of '102F04h'.	
04h	REG102F08	7:0	Default: 0x00	Access: R/W
(102F08h)	HFACIN[7:0]	7:0	HSD factor, format [3.20].	
04h	REG102F09	7:0	Default: 0x00	Access: R/W
(102F09h)	HFACIN[15:8]	7:0	See description of '102F08h'.	
05h	REG102F0A	7:0	Default: 0x00	Access: R/W
(102F0Ah)	-	7	Reserved.	
	HFACIN[22:16]	6:0	See description of '102F08h'.	
05h	REG102F0B	7:0	Default: 0x00	Access: R/W
(102F0Bh)	IP2HSDEN	7	H Scaling Down enable.	
	PREHSDMODE	6	Pre-H scaling down mode.	



Index (Absolute)	Mnemonic	Bit	Description	
			0: Accumulator mode, fac = 1: 6TapY/4TapC filter mode,	OUT/IN (format [0.20]). fac = IN/OUT (format [3.20])
	-	5:0	Reserved.	
06h	REG102F0C	7:0	Default: 0x00	Access: R/W
(102F0Ch)	VFAC_INI_T[7:0]	7:0	VSD initial factor for top field	
06h	REG102F0D	7:0	Default: 0x00	Access: R/W
(102F0Dh)	VFAC_INI_T[15:8]	7:0	See description of '102F0Ch'.	
07h	REG102F0E	7:0	Default: 0x00	Access: R/W
(102F0Eh)	VFAC_INI_B[7:0]	7:0	VSD initial factor for bottom.	
07h	REG102F0F	7:0	Default: 0x00	Access: R/W
(102F0Fh)	VFAC_INI_B[15:8]	7:0	See description of '102F0Eh'.	
08h	REG102F10	7:0	Default: 0x00	Access: R/W
(102F10h)	VFACIN[7:0]	7:0	VSD factor, format CB: [0.20]], Bilinear [3.20].
08h	REG102F11	7:0	Default: 0x00	Access: R/W
(102F11h)	VFACIN[15:8]	7:0	See description of '102F10h'.	
09h	REG102F12	7:0	Default: 0x00	Access: R/W
(102F12h)	-	7	Reserved.	
	VFACIN[22:16]	6:0	See description of '102F10h'.	
09h	REG102F13	7:0	Default: 0x00	Access: R/W
(102F13h)	PRE_VDOWN	7	V Scaling Down enable.	
	PRE_VDOWN_MODE	6	V Scaling Down Mode. 0: CB. 1: Bilinear.	
	-	5:0	Reserved.	
0Ah	REG102F14	7:0	Default: 0x08	Access: R/W
(102F14h)	C_FILTER	7	444 to 422 filter mode.	
	CBCR_SWAP[1:0]	6:5	Cb/Cr swap for 444 to 422.	
	YDELAY_EN	4	Y delay enable.	
	DE_DLY_WITH_Y	3	DE_DLY_WITH_Y.	
	YCDELAY_STEP[2:0]	2:0	Y/C delay pipe step.	
2Ah	REG102F55	7:0	Default: 0x00	Access: R/W
(102F55h)	PRE_ALIGN_EN	7	Insert pixel number enable for	or mirror mode.
•	1	6:4	Reserved.	



Index (Absolute)	Mnemonic	Bit	Description	
	PRE_ALIGN_WIDTH[3:0]	3:0	Insert pixel number for mirro	or mode.
34h	REG102F68	7:0	Default: 0x01	Access: R/W
(102F68h)	IP2_STATUS_CLR	7	IP2 status clear.	
	-	6:1	Reserved.	
	DLAST_ALIGN_EN	0	Data last signal align with IF	M fetch number.
34h	REG102F69	7:0	Default: 0x00	Access: R/W
(102F69h)	-	7:4	Reserved.	
	FLOW_CTRL_VALUE[3:0]	3:0	IP2 flow control count.	
3Dh	REG102F7A	7:0	Default: 0x00	Access: RO
(102F7Ah)	MAX_LBUF_CNT[7:0]	7:0	IP2 line buffer max pixels count.	
3Dh	REG102F7B	7:0	Default: 0x00	Access: RO
(102F7Bh)	-	7:5	Reserved.	
	BW_NOT_ENOUGH	4	IP2 line buffer full.	
	-	3:1	Reserved.	
	MAX_LBUF_CNT[8]	0	See description of '102F7Ah'	·
(4005701-)	REG102F7C	7:0	Default: 0x00	Access: RO
	READ_HSD_OUT_CNT[7:0]	7:0	HSD output pixel count.	
3Eh	REG102F7D	7:0	Default: 0x00	Access: RO
(102F7Dh)	-	7:4	Reserved.	
	READ_HSD_OUT_CNT[11:8	3:0	See description of '102F7Ch'	
3Fh	REG102F7E	7:0	Default: 0x00	Access: RO
(102F7Eh)	READ_VSD_OUT_CNT[7:0]	7:0	VSD output pixel count.	
3Fh	REG102F7F	7:0	Default: 0x00	Access: RO
(102F7Fh)	-	7:3	Reserved.	
	READ_VSD_OUT_CNT[10:8	2:0	See description of '102F7Eh'	
40h	REG102F80	7:0	Default: 0x10	Access: R/W
(102F80h)	-	7:5	Reserved.	
	FIR_BD_CTRL	4	FIR_BD_CTRL.	
	IP2_CSC_EN	3	IP2 CSC enable.	
	-	2	Reserved.	
	RGB2YCBCR_EQ_SEL[1:0]	1:0	CSC coefficient select.	



Index (Absolute)	Mnemonic	Bit	Description	
48h	REG102F90	7:0	Default: 0x00	Access: R/W
(102F90h)	-	7:6	Reserved.	
	PRE_Y_TAP0[5:0]	5:0	IP2 Pre-Filter coefficient 0 [s	s.3].
48h	REG102F91	7:0	Default: 0x00	Access: R/W
(102F91h)	PRE_FILTER_EN	7	IP2 Pre-Filter enable.	
	FIR_DITH_EN	6	IP2 Pre-Filter dithering enab	le.
	-	5:0	Reserved.	
49h	REG102F92	7:0	Default: 0x04	Access: R/W
(102F92h)	-	7:6	Reserved.	
	PRE_Y_TAP1[5:0]	5:0	IP2 Pre-Filter coefficient 1 [s.6] (M10).	
4Ah	REG102F94	7:0	Default: 0x30	Access: R/W
(102F94h)	-	7:6	Reserved.	
	PRE_Y_TAP2[5:0]	5:0	IP2 Pre-Filter coefficient 2 [s.6] (M10).	
4Bh	REG102F96	7:0	Default: 0x1D	Access: R/W
(102F96h)	-	7:6	Reserved.	
	PRE_Y_TAP3[5:0]	5:0	IP2 Pre-Filter coefficient 3 [s	s.7] (M10).
4Ch	REG102F98	7:0	Default: 0x5E	Access: R/W
(102F98h)	-	7	Reserved.	
	PRE_Y_TAP4[6:0]	6:0	IP2 Pre-Filter coefficient 4 [s.8] (M10).	
60h	REG102FC0	7:0	Default: 0x00	Access: R/W
(102FC0h)	ADJ_HI_PRI[7:0]	7:0	Adjust memory priority.	
60h	REG102FC1	7:0	Default: 0x00	Access: R/W
(102FC1h)	-	7:1	Reserved.	
	PSEUDO_STOP	0	Enable BPSEUDO blanking.	
61h	REG102FC2	7:0	Default: 0x08	Access: R/W
(102FC2h)	SPLIT_BLANK[7:0]	7:0	Pseudo blank cycle.	
62h	REG102FC4	7:0	Default: 0x00	Access: R/W
(102FC4h)	-	7:5	Reserved.	
	EXT_LR_EN	4	Enable external LR signal.	
	-	3:1	Reserved.	
	INIT_3D_STAT	0	Initialize 3d stat.	
62h	REG102FC5	7:0	Default: 0x00	Access: R/W
(102FC5h)	_	7:5	Reserved.	



Index	Mnemonic	Bit	Description	
(Absolute)				
	WAIT_LEFT_FRM	4	WAIT_LEFT_FRM.	
	-	3:1	Reserved.	
	EXT_LR_INV	0	Inverse external LR signal.	
63h	REG102FC6	7:0	Default: 0x00	Access: R/W
(102FC6h)	-	7:5	Reserved.	
	INI_LR_IDX	4	0: L is the first frame.	
			1: R is the first frame.	
	-	3:2	Reserved.	
	LR_CHG_MODE[1:0]	1:0	0: Line.	
			1: Block.	
 63h	REG102FC7	7:0	2: Frame. Default: 0x00	Access: R/W
63n (102FC7h)	REG IUZFU/	7:0	Reserved.	ACCESS: K/ W
(1021071.)	- MAY 1 000[2:0]			
	MAX_LOOP[2:0]	6:4	3d mode setting. Reserved.	
	CDLIT HALF	3:1		
	SPLIT_HALF	0	Split 1 frame into 2 frames.	A
64n (102FC8h)	REG102FC8	7:0	Default: 0x00	Access: R/W
(1021 0011)	-	7:6	Reserved.	
	VACT_SPC_EN[1:0]	5:4	3d mode setting.	
	- NAACK ENFO O	3	Reserved.	
/ Al-	MASK_EN[2:0]	2:0	3d mode setting.	A D // M /
64h (102FC9h)	REG102FC9	7:0	Default: 0x00	Access: R/W
(GEN_VS_ACT[3:0]	7:4	Enable gen pseudo Vsync in	
4 E b	GEN_VS_EN[3:0]	3:0	Enable gen pseudo Vsync in	
65h (102FCAh)	REG102FCA	7:0	Default: 0x00	Access: R/W
65h	VACT_VIDEO[7:0] REG102FCB	7:0	V_ACTIVE region. Default: 0x00	Access D /M
65n (102FCBh)	REGIUZFUB	7:0	Reserved.	Access: R/W
	VACT VIDEO[12:0]	7:5		
44 b	VACT_VIDEO[12:8]	4:0	See description of '102FCAh'.	
66h (102FCCh)	REG102FCC	7:0	Default: 0x00	Access: R/W
	VACT_SPC_0[7:0]	7:0	V blanking between field1&fi	
66h (102FCDh)	REG102FCD	7:0 7:5	Default: 0x00 Reserved.	Access: R/W



IP2_M Reg	gister (Bank = 102F,	Sub-b	ank = 02)	
Index (Absolute)	Mnemonic	Bit	Description	
	VACT_SPC_0[12:8]	4:0	See description of '102FCCh'	
67h	REG102FCE	7:0	Default: 0x00	Access: R/W
(102FCEh)	VACT_SPC_1[7:0]	7:0	V blanking between field2&fi	eld3.
67h	REG102FCF	7:0	Default: 0x00	Access: R/W
(102FCFh)	-	7:5	Reserved.	
	VACT_SPC_1[12:8]	4:0	See description of '102FCEh'.	
68h	REG102FD1	7:0	Default: 0x03	Access: R/W
(102FD1h)	-	7:2	Reserved.	
	FORCE_OUTACK	1	Enable DAT_ADJ to SRC force ready.	
	ADJ_AUTO	0	ADJ_AUTO.	
69h	REG102FD2	7:0	Default: 0x00	Access: RO
(102FD2h)	DATA_ADJ_DEBUG[7:0]	7:0	Debug.	
69h	REG102FD3	7:0	Default: 0x00	Access: RO
(102FD3h)	DATA_ADJ_DEBUG[15:8]	7:0	See description of '102FD2h'	
6Ah	REG102FD4	7:0	Default: 0x00	Access: RO
(102FD4h)	FIFO_DIFF[7:0]	7:0	Number of FIFO.	
6Ah	REG102FD5	7:0	Default: 0x00	Access: RO
(102FD5h)	-	7:1	Reserved.	
	FIFO_DIFF[8]	0	See description of '102FD4h'	



PNR Register (Bank = 102F, Sub-bank = 05)

PNR Regis	ster (Bank = 102F, Sub-	-bank	= 05)	
Index (Absolute)	Mnemonic	Bit	Description	
01h	REG102F02	7:0	Default: 0x00	Access: R/W
(102F02h)	-	7:4	Reserved.	
	PNR_ENY_F1	3	Sub Window Post Noise Redu	uction for Y.
	PNR_ENC_F1	2	Sub Window Post Noise Redu	uction for C.
	RATIOYC_F1[1:0]	1:0	Sub Window Motion Ratio.	
02h	REG102F04	7:0	Default: 0x00	Access: R/W
(102F04h)	-	7:3	Reserved.	
	PNR_BYPASS_F1	2	Sub Window PNR function bypass enable.	
	NR_EN_F1	1	Sub Window Post NR enable.	
	PCCS_EN_F1	0	Sub Window Post CCS enable	<u>)</u> .
0Bh	-	7:0	Default: -	Access: -
(102F16h)	-	-	Reserved.	
0Fh	REG102F1E	7:0	Default: 0x00	Access: R/W
(102F1Eh)	-	7:3	Reserved.	
	DITHER_FRAME_RST_CNT[1 :0]	2:1 Dither frame reset count.		
	DITHER_FRAME_RST_EN	0	Dither frame reset enable.	
11h	REG102F22	7:0	Default: 0x00	Access: R/W
(102F22h)	FIELD_AVG_C_EN_F2	7	Main Window C average mod	le when dotline cycle.
	FIELD_AVG_Y_EN_F2	6	Main Window Y average mod	le when dotline cycle.
	PNR_RATIOC_F100_F2	5	Main Window C blending threwhen 15.	shold automatically carry to 16
	PNR_RATIOY_F100_F2	4	Main Window Y blending threwwhen 15.	shold automatically carry to 16
	PNR_ENY_F2	3	Main Window Post Noise Red	uction for Y.
	PNR_ENC_F2	2	Main Window Post Noise Red	uction for C.
	RATIOYC_F2[1:0]	1:0	Main Window Motion Ratio.	
11h	REG102F23	7:0	Default: 0x00	Access: R/W
(102F23h)	-	7:1	Reserved.	
	SEL_NEXT_FIELD_INV_F2	0	Main Window select next field	d inverter for noc_sel.
12h	REG102F24	7:0	Default: 0x18	Access: R/W
(102F24h)	DHD_3F_EN_F2	7	Main Window DHD 3f mode 6	enable.



Index (Absolute)	Mnemonic	Bit	Description	
	PCCS_3F_EN_F2	6	Main Window PCCS 3f mode	enable.
	-	5	Reserved.	
	PCCS_DITHER_EN_F2	4	Main Window PCCS dither en	able.
	DHD_DITHER_EN_F2	3	Main Window DHD dither ena	able.
	PNR_BYPASS_F2	2	Main Window PNR function b	ypass enable.
	NR_EN_F2	1	Main Window Post NR enable) .
	PCCS_EN_F2	0	Main Window Post CCS enab	le.
12h	REG102F25	7:0	Default: 0x00	Access: R/W
(102F25h)	102F25h) ₋		Reserved.	
	PAL_EN_F2	6	Main Window PAL enable.	
	-	5:0	Reserved.	
13h	REG102F26	7:0	Default: 0x00 Access: R/W	
(102F26h)	POS_MOTIONC_TH1_F2[2:0	7:5	Main Window user-defined C motion threshold value.	
	POS_MOTIONY_TH1_F2[2:0	4:2	Main Window user-defined Y motion threshold value.	
	POS_MOTIONC_SEL_F2	1	Main Window user-defined C motion threshold enable.	
	POS_MOTIONY_SEL_F2	0	Main Window user-defined Y motion threshold enable.	
14h	REG102F28	7:0	Default: 0x00	Access: R/W
(102F28h)	-	7	Reserved.	
	NR_Y_ROUND_F2	6	Main Window rounding when	NR blending for Y.
	CMOT_MAX_SEL_F2	5	Main Window enable select n	nax motion for C.
	YMOT_MAX_SEL_F2	4	Main Window enable select n	nax motion for Y.
	CMOT_DIV_MODE_F2[1:0]	3:2	Main Window C motion divide	e mode.
	YMOT_DIV_MODE_F2[1:0]	1:0	Main Window Y motion divide	e mode.
20h	REG102F40	7:0	Default: 0x02	Access: R/W
(102F40h)	-	7:6	Reserved.	
	DHD_HMR_INT_INV_F2	5	Main Window DHD Interleave	ed History MR invert.
	DHD_HMR_INT_EN_F2	4	Main Window DHD Interleave	ed History MR enable.
	DHD_CMR_IIR_EN_F2	3	Main Window DHD CMR IIR	enable.
	DHD_YMR_IIR_EN_F2	2	Main Window DHD YMR IIR	enable.
	DHD_YMR02_EN_F2	1	Main Window DHD YMR02 er	nable.
	DHD_EN_F2	0	Main Window DHD enable.	



Index (Absolute)	Mnemonic	Bit	Description	
20h	REG102F41	7:0	Default: 0x02	Access: R/W
(102F41h)	-	7:6	Reserved.	
	DHD_HMR_INT_INV_F1	5	Sub Window DHD Interleave	ed History MR invert.
	DHD_HMR_INT_EN_F1	4	Sub Window DHD Interleave	ed History MR enable
	DHD_CMR_IIR_EN_F1	3	Sub Window DHD CMR IIR enable.	
	DHD_YMR_IIR_EN_F1	2	Sub Window DHD YMR IIR enable.	
	DHD_YMR02_EN_F1	1	Sub Window DHD YMR02 er	nable.
	DHD_EN_F1	0	Sub Window DHD enable.	
21h	REG102F42	7:0	Default: 0x1C	Access: R/W
(102F42h)	-	7:6	Reserved.	
	DHD_YMR02_TH[5:0]	5:0	DHD YMR02 threshold.	
21h	REG102F43	7:0	Default: 0x01	Access: R/W
(102F43h)	-	7:3	Reserved.	
	DHD_YMR02_GAIN[2:0]	2:0	DHD YMR02 gain.	
22h	REG102F44	7:0	Default: 0x18	Access: R/W
(102F44h)	-	7:6	Reserved.	
	DHD_YMR04_TH[5:0]	5:0	DHD YMR04 threshold.	
22h	REG102F45	7:0	Default: 0x01	Access: R/W
(102F45h)	-	7:3	Reserved.	
	DHD_YMR04_GAIN[2:0]	2:0	DHD YMR04 gain.	
23h	REG102F46	7:0	Default: 0x40	Access: R/W
(102F46h)	DHD_CVAL_GAIN[7:0]	7:0	DHD C value gain.	
23h	REG102F47	7:0	Default: 0x02	Access: R/W
(102F47h)	-	7:4	Reserved.	
	DHD_DIFFPIX_GAIN[3:0]	3:0	DHD pixel diff gain.	
24h	REG102F48	7:0	Default: 0x18	Access: R/W
(102F48h)	-	7:6	Reserved.	
	DHD_CMR02_TH[5:0]	5:0	DHD C motion02 threshold.	
24h	REG102F49	7:0	Default: 0x01	Access: R/W
(102F49h)	-	7:3	Reserved.	
	DHD_CMR02_GAIN[2:0]	2:0	DHD C motion02 gain.	
25h	REG102F4A	7:0	Default: 0x10	Access: R/W



Index (Absolute)	Mnemonic	Bit	Description	
	DHD_CMR04_TH[5:0]	5:0	DHD C motion04 threshold	d.
25h	REG102F4B	7:0	Default: 0x01	Access: R/W
102F4Bh)	-	7:3	Reserved.	
	DHD_CMR04_GAIN[2:0]	2:0	DHD C motion04 gain.	
6h	REG102F4C	7:0	Default: 0x30	Access: R/W
02F4Ch)	DHD_CEDGE_GAIN[7:0]	7:0	DHD C edge gain.	
h	REG102F4D	7:0	Default: 0x40	Access: R/W
02F4Dh)	DHD_YEDGE_GAIN[7:0]	7:0	DHD Y edge gain.	
7h	REG102F4F	7:0	Default: 0x00	Access: R/W
02F4Fh)	DHD_DEBUGO_EN	7	DHD debug0 enable.	
	DHD_DEBUG1_EN	6	DHD debug1 enable.	
	-	5:0	Reserved.	
Bh	REG102F50	7:0	Default: 0x63	Access: R/W
02F50h)	-	7	Reserved.	
	DHD_YMR_IIR_ALPHA[2:0]	6:4	DHD YMR IIR alpha.	
	-	3:2	Reserved.	
	DHD_YMR_IIR_STEP[1:0]	1:0	DHD YMR IIR step.	
Bh	REG102F51	7:0	Default: 0x63	Access: R/W
02F51h)	-	7	Reserved.	
	DHD_CMR_IIR_ALPHA[2:0]	6:4	DHD CMR IIR alpha.	
	-	3:2	Reserved.	
	DHD_CMR_IIR_STEP[1:0]	1:0	DHD CMR IIR step.	
9h	REG102F52	7:0	Default: 0x00	Access: R/W
02F52h)	-	7:4	Reserved.	
	DHD_CEDGE_TH[3:0]	3:0	DHD C edge threshold.	
9h	REG102F53	7:0	Default: 0x00	Access: R/W
102F53h)	-	7:6	Reserved.	
	DHD_YEDGE_TH[5:0]	5:0	DHD Y edge threshold.	
3h	REG102F56	7:0	Default: 0x00	Access: R/W
02F56h)	-	7:4	Reserved.	
	DHD_CVAL_TH[3:0]	3:0	DHD C value threshold.	
Ch	REG102F98	7:0	Default: 0x00	Access: R/W
02F98h)	_	7	Reserved.	



Index (Absolute)	Mnemonic	Bit	Description	
<u>(</u>	INV_SAT_OFFSET[6:0]	6:0	PCCS invert saturation offse	t.
4Ch	REG102F99	7:0	Default: 0x00	Access: R/W
(102F99h)	-	7	Reserved.	
	INV_SAT_POWNUM[2:0]	6:4	PCCS invert saturation POW	NUM.
	INV_SAT_W[3:0]	3:0	PCCS invert saturation weigh	nt.
4Dh	REG102F9B	7:0	Default: 0x00	Access: R/W
(102F9Bh)	TDELTA_C_POWNUM[3:0]	7:4	PCCS inv-saturation delta POWNUM.	
	TDELTA_C_W[3:0]	3:0	PCCS inv-saturation delta weight.	
50h	REG102FA0	7:0	Default: 0x00	Access: R/W
(102FA0h)	-	7	Reserved.	
	YDIFF_FNFN2_CORING_THR D[6:0]	6:0	PCCS Y Fn Fn-2 coring thres	hold.
50h	REG102FA1	7:0	Default: 0x00	Access: R/W
(102FA1h)	-	7:3	Reserved.	
	YDIFF_FNFN2_PRE_W[2:0]	2:0	PCCS Y Fn Fn-2 pre weight.	
51h [(102FA3h)]	REG102FA3	7:0	Default: 0x00	Access: R/W
	-	7	Reserved.	
	YDIFF_FNFN2_POST_POWN UM[2:0]	6:4	PCCS Y Fn Fn-2 post POWNUM.	
	-	3	Reserved.	
	YDIFF_FNFN2_POST_W[2:0]	2:0	PCCS Y Fn Fn-2 post weight	
52h	REG102FA4	7:0	Default: 0x00	Access: R/W
102FA4h)	-	7	Reserved.	
	CDIFF_FNFN2_CORING_THR D[6:0]	6:0	PCCS C Fn Fn-2 coring thres	hold.
52h	REG102FA5	7:0	Default: 0x00	Access: R/W
(102FA5h)	-	7:3	Reserved.	
	CDIFF_FNFN2_PRE_W[2:0]	2:0	PCCS C Fn Fn-2 pre weight.	
53h	REG102FA7	7:0	Default: 0x00	Access: R/W
102FA7h)	-	7	Reserved.	
	CDIFF_FNFN2_POST_POWN UM[2:0]	6:4	PCCS C Fn Fn-2 post POWN	UM.
	-	3	Reserved.	
			PCCS C Fn Fn-2 post weight.	



Index (Absolute)	Mnemonic	Bit	Description	
54h	REG102FA9	7:0	Default: 0x00	Access: R/W
102FA9h)	-	7	Reserved.	1
	RC_EV_POWNUM[2:0]	6:4	PCCS real color edge value P	OWNUM.
	RC_EV_W[3:0]	3:0	PCCS real color edge value w	/eight.
5h	REG102FAB	7:0	Default: 0x00 Access: R/W	
02FABh)	CCMODIFYFAC_POWNUM[3: 0]	7:4	PCCS cross color edge value POWNUM.	
	CCMODIFYFAC_W[3:0]	3:0	PCCS cross color edge value weight.	
óh	REG102FAC	7:0	Default: 0x00	Access: R/W
02FACh)	YEDGEFAC_UP_OFFSET[7:0]	7:0	PCCS Y edge offset.	
6h	REG102FAD	7:0	Default: 0x00	Access: R/W
02FADh)	-	7	Reserved.	
	YEDGEFAC_POWNUM[2:0]	6:4	PCCS Y edge POWNUM.	
	YEDGEFAC_W[3:0]	3:0	PCCS Y edge weight.	
'h	REG102FAE	7:0	Default: 0x00	Access: R/W
102FAEh) .	-	7:2	Reserved.	
	BLEND_LPF_TURN_OFF	1	PCCS factor low-pass filter off.	
	MEDIAN_TURN_OFF	0	PCCS factor median filter off.	
8h	REG102FB1	7:0	Default: 0x00	Access: R/W
102FB1h)	INV_CDIFF_FNFN2_POWNU M[3:0]	7:4	PCCS invert C Fn Fn-2 diff PC	DWNUM.
	INV_CDIFF_FNFN2_W[3:0]	3:0	PCCS invert C Fn Fn-2 diff we	eight.
9h	REG102FB2	7:0	Default: 0x00	Access: R/W
02FB2h)	-	7	Reserved.	
	CDIFF_FNFN4_CORING_THR D[6:0]	6:0	PCCS C Fn Fn-4 diff threshold	d.
59h	REG102FB3	7:0	Default: 0x00	Access: R/W
102FB3h)	-	7:3	Reserved.	
	CDIFF_FNFN4_PRE_W[2:0]	2:0	PCCS C Fn Fn-4 diff pre weig	ht.
\h	REG102FB5	7:0	Default: 0x00	Access: R/W
02FB5h)	-	7	Reserved.	
	CDIFF_FNFN4_POST_POWN UM[2:0]	6:4	PCCS C Fn Fn-4 diff post PO\	WNUM.
		3	Reserved.	



Index (Absolute)	Mnemonic	Bit	Description	
	CDIFF_FNFN4_POST_W[2:0]	2:0	PCCS C Fn Fn-4 diff post we	ight.
5Bh	REG102FB7	7:0	Default: 0x00	Access: R/W
(102FB7h)	-	7	Reserved.	
	YDIFF_3F_POST_POWNUM[2:0]	6:4	PCCS Y 3F diff post POWNUM.	
	-	3	Reserved.	
	YDIFF_3F_POST_W[2:0]	2:0	PCCS Y 3F diff post weight.	
60h	REG102FC0	7:0	Default: 0x00	Access: R/W
(102FC0h)	PCCS_TABLE[7:0]	7:0	PCCS Table.	
60h	REG102FC1	7:0	Default: 0x00	Access: R/W
(102FC1h)	PCCS_TABLE[15:8]	7:0	See description of '102FC0h'	•
61h	REG102FC2	7:0	Default: 0x00	Access: R/W
(102FC2h)	PCCS_TABLE[23:16]	7:0	See description of '102FC0h'.	
61h	REG102FC3	7:0	Default: 0x00	Access: R/W
(102FC3h)	PCCS_TABLE[31:24]	7:0	See description of '102FC0h'	•
62h	REG102FC4	7:0	Default: 0x00	Access: R/W
(102FC4h)	PCCS_TABLE[39:32]	7:0	See description of '102FC0h'	
62h	REG102FC5	7:0	Default: 0x00	Access: R/W
(102FC5h)	PCCS_TABLE[47:40]	7:0	See description of '102FC0h'	
63h	REG102FC6	7:0	Default: 0x00	Access: R/W
(102FC6h)	PCCS_TABLE[55:48]	7:0	See description of '102FC0h'	
63h	REG102FC7	7:0	Default: 0x00	Access: R/W
(102FC7h)	PCCS_TABLE[63:56]	7:0	See description of '102FC0h'	
78h ~ 78h	-	7:0	Default: -	Access: -
(102FF0h ~ 102FF1h)	-	-	Reserved.	



PNR_SUB Register (Bank = 102F, Sub-bank = 05)

PNR_SUB	Register (Bank = 102F	, Sub-	bank = 05)	
Index (Absolute)	Mnemonic	Bit	Description	
01h	REG102F02	7:0	Default: 0x00	Access: R/W
(102F02h)	FIELD_AVG_C_EN_F1	7	Sub Window C average mode when dotline cycle.	
	FIELD_AVG_Y_EN_F1	6	Sub Window Y average mode when dotline cycle.	
	PNR_RATIOC_F100_F1	5	Sub Window C blending thres when 15.	shold automatically carry to 16
	PNR_RATIOY_F100_F1	O_F1 4 Sub Window Y blending threshold automatically car when 15.		shold automatically carry to 16
	-	3:0	Reserved.	
01h	REG102F03	7:0	Default: 0x00 Access: R/W	
(102F03h)	-	7:1	Reserved.	
	SEL_NEXT_FIELD_INV_F1	0	Sub Window select next field inverter for noc_sel.	
02h	REG102F04	7:0	Default: 0x18 Access: R/W	
(102F04h)	DHD_3F_EN_F1	7	Sub Window DHD 3f mode e	nable.
	PCCS_3F_EN_F1	6	Sub Window PCCS 3f mode enable.	
	-	5	Reserved.	
	PCCS_DITHER_EN_F1	4	Sub Window PCCS dither enable.	
	DHD_DITHER_EN_F1	3	Sub Window DHD dither ena	ble.
	-	2:0	Reserved.	
02h	REG102F05	7:0	Default: 0x00	Access: R/W
(102F05h)	-	7	Reserved.	
	PAL_EN_F1	6	Sub Window PAL enable.	
	-	5:0	Reserved.	
03h	REG102F06	7:0	Default: 0x00	Access: R/W
(102F06h)	POS_MOTIONC_TH1_F1[2:0	7:5	Sub Window user-defined C	motion threshold value.
	POS_MOTIONY_TH1_F1[2:0]	4:2	Sub Window user-defined Y I	motion threshold value.
	POS_MOTIONC_SEL_F1	1	Sub Window user-defined C	motion threshold enable.
	POS_MOTIONY_SEL_F1	0	Sub Window user-defined Y I	motion threshold enable.
04h	REG102F08	7:0	Default: 0x00	Access: R/W
(102F08h)	-	7	Reserved.	
	NR_Y_ROUND_F1	6	Sub Window rounding when	NR blending for Y.
	CMOT_MAX_SEL_F1	5	Sub Window enable select m	ax motion for c.



PNR_SUB	PNR_SUB Register (Bank = 102F, Sub-bank = 05)					
Index (Absolute)	· · · · · · · · · · · · · · · · · · ·					
	YMOT_MAX_SEL_F1	4	Sub Window enable select max motion for y.			
	CMOT_DIV_MODE_F1[1:0]	3:2	Sub Window C motion divide mode.			
	YMOT_DIV_MODE_F1[1:0]	1:0	Sub Window Y motion divide mode.			



DNR Register (Bank = 102F, Sub-bank = 06)

	ster (Bank = 102F, Sul		•	
Index (Absolute)	Mnemonic	Bit	Description	
21h	REG102F42	7:0	Default: 0x00	Access: R/W
(102F42h)	-	7:5	Reserved.	
	F2_MR_SOURCE_NRY	4	F2 Motion Source Cur Select. 0: Cur after NR. 1: Cur non-NR.	
	-	3:2	Reserved.	
	F2_DNR_CORE_EN	1	F2 DNR core function enable.	
	F2_DNR_EN	0	F2 DNR ALL (PRESNR + MED	+ CORE) function enable.
22h	REG102F44	7:0	Default: 0x00	Access: R/W
(102F44h)	-	7:2	Reserved.	
	F2_SNR_MD_MODE_EN	1	F2 SNR Motion Mode enable.	
	F2_SNR_EN	0	F2 SNR function enable.	
25h	REG102F4A	7:0	Default: 0x00	Access: R/W
(102F4Ah)	-	7:6	Reserved.	
	F2_NR_ROUND_BIT_C	5	Set C_ROUND described as above.	
	F2_NR_ROUND_BIT_Y	4	Set Y_ROUND described as above.	
	-	3:0	Reserved.	
27h	REG102F4E	7:0	Default: 0x00	Access: R/W
(102F4Eh)	-	7	Reserved.	
	F2_MOTION_PRE_SHIFT_C [1:0]	6:5	F2_MOTION_PRE_SHIFT_C.	
	-	4	Reserved.	
	F2_MOTION_PRE_SHIFT_Y [1:0]	3:2	F2_MOTION_PRE_SHIFT_Y.	
	-	1:0	Reserved.	
27h	REG102F4F	7:0	Default: 0x00	Access: R/W
(102F4Fh)	-	7	Reserved.	
	F2_DNR_LPF_C_EN	6	F2_DNR_LPF_C_EN.	
	-	5	Reserved.	
	F2_DNR_LPF_Y_EN	4	F2_DNR_LPF_Y_EN.	
	-	3:0	Reserved.	
2Bh	REG102F56	7:0	Default: 0x01	Access: R/W



ndex Absolute)	Mnemonic	Bit	Description	
102F56h)	-	7:3	Reserved.	
	F2_SHARP_LEVEL[2:0]	2:0	F2 SNR sharpness level.	
!Bh	REG102F57	7:0	Default: 0x00 Access: R/W	
102F57h)	-	7:3	Reserved.	
	F2_POW_NUM[2:0]	2:0	F2 SNR power number.	
0h	REG102F80	7:0	Default: 0xBD	
102F80h)	DNR_TABLEY_0[7:0]	7:0	DNR TABLEY_0.	
0h	REG102F81	7:0	Default: 0x79 Access: R/W	
102F81h)	DNR_TABLEY_0[15:8]	7:0	See description of '102F80h'.	
1h	REG102F82	7:0	Default: 0x56 Access: R/W	
102F82h)	DNR_TABLEY_1[7:0]	7:0	DNR TABLEY_1.	
1h	REG102F83	7:0	Default: 0x34 Access: R/W	
102F83h)	DNR_TABLEY_1[15:8]	7:0	See description of '102F82h'.	
2h	REG102F84	7:0	Default: 0x12 Access: R/W	
02F84h)	DNR_TABLEY_2[7:0]	7:0	DNR TABLEY_2.	
l2h	REG102F85	7:0	Default: 0x00 Access: R/W	
102F85h)	DNR_TABLEY_2[15:8]	7:0	See description of '102F84h'.	
3h	REG102F86	7:0	Default: 0x00 Access: R/W	
102F86h)	DNR_TABLEY_3[7:0]	7:0	DNR TABLEY_3.	
3h	REG102F87	7:0	Default: 0x00 Access: R/W	
102F87h)	DNR_TABLEY_3[15:8]	7:0	See description of '102F86h'.	
4h	REG102F88	7:0	Default: 0xBD Access: R/W	
102F88h)	DNR_TABLEC_0[7:0]	7:0	DNR TABLEC_0.	
4h	REG102F89	7:0	Default: 0x79 Access: R/W	
102F89h)	DNR_TABLEC_0[15:8]	7:0	See description of '102F88h'.	
5h	REG102F8A	7:0	Default: 0x56 Access: R/W	
102F8Ah)	DNR_TABLEC_1[7:0]	7:0	DNR TABLEC_1.	
5h	REG102F8B	7:0	Default: 0x34 Access: R/W	
102F8Bh)	DNR_TABLEC_1[15:8]	7:0	See description of '102F8Ah'.	
6h	REG102F8C	7:0	Default: 0x12 Access: R/W	
102F8Ch)	DNR_TABLEC_2[7:0]	7:0	DNR TABLEC_2.	
6h	REG102F8D	7:0	Default: 0x00 Access: R/W	
102F8Dh)	DNR_TABLEC_2[15:8]	7:0	See description of '102F8Ch'.	



DNR Regis	ter (Bank = 102F, Sul	o-ban	k = 06)	
Index (Absolute)	Mnemonic	Bit	Description	
47h	REG102F8E	7:0	Default: 0x00	Access: R/W
(102F8Eh)	DNR_TABLEC_3[7:0]	7:0	DNR TABLEC_3.	
47h	REG102F8F	7:0	Default: 0x00	Access: R/W
(102F8Fh)	DNR_TABLEC_3[15:8]	7:0	See description of '102F8Eh'.	
58h ~ 70h	-	7:0	Default: -	Access: -
(102FB0h ~ 102FE1h)	-	-	Reserved.	
74h	REG102FE8	7:0	Default: 0x08	Access: R/W
(102FE8h)	RESERVED_TABLE_0[7:0]	7:0	Reserved.	
74h	REG102FE9	7:0	Default: 0x18	Access: R/W
(102FE9h)	RESERVED_TABLE_0[15:8]	7:0	See description of '102FE8h'.	



FILM Register (Bank = 102F, Sub-bank = 0A)

FILM Regi	ster (Bank = 102F, Su	b-bar	nk = OA)	
Index (Absolute)	Mnemonic	Bit	Description	
02h	-	7:0	Default: -	Access: -
(102F04h)	-	-	Reserved.	
02h	REG102F05	7:0	Default: 0x02	Access: R/W
(102F05h)	-	7	Reserved.	
	DET_FIELD_SEL_LC	6	DET_FIELD_SEL_LC.	
	-	5	Reserved.	
	DIFF_TH[12:8]	4:0	Difference threshold.	
03h	REG102F06	7:0	Default: 0x08	Access: R/W
(102F06h)	32_CUR_ERROR_TH_F2[7: 0]	7:0	32 current error threshold.	
03h	REG102F07	7:0	Default: 0x08	Access: R/W
(102F07h)	32_PRE_ERROR_TH_F2[15 :8]	7:0	32 previous error threshold.	
04h	REG102F08	7:0	Default: 0x04	Access: R/W
(102F08h)	22_CUR_ERROR_TH_F2[7: 0]	7:0	22 current error threshold.	
04h	REG102F09	7:0	Default: 0x04	Access: R/W
(102F09h)	22_PRE_ERROR_TH_F2[15 :8]	7:0	22 previous error threshold.	
05h ~ 05h	-	7:0	Default: -	Access: -
(102F0Ah ~ 102F0Bh)	-	-	Reserved.	
06h	REG102F0C	7:0	Default: 0x10	Access: R/W
(102F0Ch)	32_TOTAL_ERROR_MAX_T H_F2[7:0]	7:0	32 total error max threshold.	
06h	REG102F0D	7:0	Default: 0x7F	Access: R/W
(102F0Dh)	32_TOTAL_ERROR_SUM_T H_F2[15:8]	7:0	32 total error sum threshold.	
07h	REG102F0E	7:0	Default: 0x08	Access: R/W
(102F0Eh)	22_TOTAL_ERROR_MAX_T H_F2[7:0]	7:0	22 total error max threshold.	
07h	REG102F0F	7:0	Default: 0x7F	Access: R/W
(102F0Fh)	22_TOTAL_ERROR_SUM_T H_F2[15:8]	7:0	22 total error sum threshold.	



Index	Mnemonic	Bit	Description	
(Absolute)				
08h ~ 09h	-	7:0	Default: -	Access: -
(102F10h ~ 102F12h)	-	-	Reserved.	
09h	REG102F13	7:0	Default: 0x02	Access: R/W
(102F13h)	-	7:5	Reserved.	
	FIX_DIFF_TH[12:8]	4:0	Cur error sum threshold.	1
OAh ~ OBh	-	7:0	Default: -	Access: -
(102F14h ~ 102F17h)	-	-	Reserved.	
0Ch	REG102F18	7:0	Default: 0xFF	Access: R/W
(102F18h)	POINT_UNMATCH_1_TH_F 2[7:0]	7:0	F2 counter 1 threshold.	
0Ch	REG102F19	7:0	Default: 0xFF	Access: R/W
(102F19h)	POINT_UNMATCH_1_TH_F 2[15:8]	7:0	See description of '102F18h'.	
0Dh	REG102F1A	7:0	Default: 0xFF	Access: R/W
(102F1Ah)	POINT_UNMATCH_3_TH_F 2[7:0]	7:0	F2 counter 3 threshold.	
0Dh	REG102F1B	7:0	Default: 0xFF	Access: R/W
(102F1Bh)	POINT_UNMATCH_3_TH_F 2[15:8]	7:0	See description of '102F1Ah'.	
0Eh	REG102F1C	7:0	Default: 0xFF	Access: R/W
(102F1Ch)	POINT_UNMATCH_FIX_TH _F2[7:0]	7:0	F2 counter fix threshold.	
0Eh	REG102F1D	7:0	Default: 0xFF	Access: R/W
(102F1Dh)	POINT_UNMATCH_FIX_TH _F2[15:8]	7:0	See description of '102F1Ch'.	
0Fh ~ 10h	-	7:0	Default: -	Access: -
(102F1Eh ~ 102F20h)	-	-	Reserved.	
10h	REG102F21	7:0	Default: 0x30	Access: R/W
(102F21h)	FILM32_EN_F2	7	F2 32 film mode enable.	
	FILM22_EN_F2	6	F2 22 film mode enable.	
	-	5:4	Reserved.	
	PRE32_F2	3	F2 pre32.	



FILM Regi	ster (Bank = 102F, Su	b-bar	nk = 0A)	
Index (Absolute)	Mnemonic	Bit	Description	
	-	2:0	Reserved.	
11h ~ 14h	-	7:0	Default: -	Access: -
(102F22h ~ 102F29h)	-	-	Reserved.	
15h	REG102F2A	7:0	Default: 0xEE	Access: R/W
(102F2Ah)	MOT_TH_PATCH_F2[7:4]	7:4	F2 patch motion threshold.	
	FM_MOT_PIXTH_F2[3:0]	3:0	F2 motion ratio threshold.	
15h	REG102F2B	7:0	Default: 0x14	Access: R/W
(102F2Bh)	FM_MOT_CNTTH_F2[15:8]	7:0	F2 unmatch threshold.	
16h ~ 17h	-	7:0	Default: -	Access: -
(102F2Ch ~ 102F2Eh)	-	-	Reserved.	
17h	REG102F2F	7:0	Default: 0xC0	Access: R/W
(102F2Fh)	FILM32_N1_EN_F2	7	F2 N1 film32 enable.	
	FILM22_N1_EN_F2	6	F2 N1 film22 enable.	
	-	5:0	Reserved.	
18h	REG102F30	7:0	Default: 0x00	Access: RO
(102F30h)	MOTION_CNT_ALL_STATU S_F2[7:0]	7:0	F2 read status.	
18h	REG102F31	7:0	Default: 0x00	Access: RO
(102F31h)	MOTION_CNT_ALL_STATU S_F2[15:8]	7:0	See description of '102F30h'.	
19h ~ 19h	-	7:0	Default: -	Access: -
(102F32h ~ 102F33h)	-	-	Reserved.	
1Ah	REG102F34	7:0	Default: 0x00	Access: RO
(102F34h)	MOTION_CNT_ALL_PATCH _STATUS_F2[7:0]	7:0	F2 patch read status.	
1Ah	REG102F35	7:0	Default: 0x00	Access: RO
(102F35h)	MOTION_CNT_ALL_PATCH _STATUS_F2[15:8]	7:0	See description of '102F34h'.	
1Bh ~ 1Dh	-	7:0	Default: -	Access: -
(102F36h ~ 102F3Bh)	-	-	Reserved.	
1Eh	REG102F3C	7:0	Default: 0x50	Access: R/W



Index (Absolute)	Mnemonic	Bit	Description	
(102F3Ch)	MULT_COEF_F2[7:4]	7:4	F2 multiplicand ratio.	
	-	3:1	Reserved.	
	RELATIVE_FM_EN_F2	0	F2 relative film mode frame of	diff enable.
1Eh	REG102F3D	7:0	Default: 0x05	Access: R/W
(102F3Dh)	LOWER_BOUND_FM_32_F 2[15:8]	7:0	F2 frame diff lower bound.	
1Fh	REG102F3E	7:0	Default: 0xFF	Access: R/W
(102F3Eh)	UPPER_BOUND_FM_32_F2 [7:0]	7:0	F2 frame diff upper bound.	
1Fh	REG102F3F	7:0	Default: 0x03	Access: R/W
(102F3Fh)	UPPER_BOUND_FM_32_F2 [15:8]	7:0	See description of '102F3Eh'.	
20h	REG102F40	7:0	Default: 0x0F	Access: R/W
(102F40h)	CHECK_SEQ_F2[7:0]	7:0	F2 lock threshold to enter 22	
20h ~ 22h	-	7:0	Default: -	Access: -
(102F41h ~ 102F45h)	-	-	Reserved.	
23h	REG102F46	7:0	Default: 0x44	Access: R/W
(102F46h)	SPEEDUP_STEP_F2[7:4]	7:4	F2 speedup step.	
	SPEEDUP_SHIFT_F2[3:0]	3:0	F2 speedup shift value.	
23h	REG102F47	7:0	Default: 0x80	Access: R/W
(102F47h)	SPEEDUP_EN_F2	7	F2 speedup enable.	
	-	6:0	Reserved.	
24h ~ 57h	-	7:0	Default: -	Access: -
(102F48h ~ 102FAFh)	-	-	Reserved.	



SNR Register (Bank = 102F, Sub-bank = 0C)

SNR Regis	ter (Bank = 102F, Suk	o-ban	k = 0C)	
Index (Absolute)	Mnemonic	Bit	Description	
30h	REG102F60	7:0	Default: 0x00	Access: R/W
(102F60h)	-	7	Reserved.	
	SNR_STD_MOTION_RATIO _EN_F1	6	De-blocking and SNR active threshold motion ratio enab F1.	
	SNR_MOTION_RATIO_EN_ F1	5	SNR motion ratio enable F1.	
	SNR_EN_F1	4	SNR enable F1.	
	-	3	Reserved.	
	SNR_STD_MOTION_RATIO _EN_F2	2	De-blocking and SNR active t F2.	hreshold motion ratio enable
	SNR_MOTION_RATIO_EN_ F2	1	SNR motion ratio enable F2.	
	SNR_EN_F2	0	SNR enable F2.	
30h	REG102F61	7:0	Default: 0x0A	Access: R/W
(102F61h)	SNR_STD_LOW_THRD[7:0]	7:0	SNR active threshold.	
31h	REG102F62	7:0	Default: 0x48	Access: R/W
(102F62h)	SNR_ALPHA_STEP[2:0]	7:5	SNR alpha step.	
	-	4	Reserved.	
	SNR_STRENGTH_GAIN_F2[3:0]	3:0	SNR strength F2.	
31h	REG102F63	7:0	Default: 0x08	Access: R/W
(102F63h)	-	7:4	Reserved.	
	SNR_STRENGTH_GAIN_F1[3:0]	3:0	SNR strength F1.	
34h	REG102F68	7:0	Default: 0xCF	Access: R/W
(102F68h)	SNR_TABLE_01[7:0]	7:0	SNR LUT_01.	
34h	REG102F69	7:0	Default: 0x69	Access: R/W
(102F69h)	SNR_TABLE_23[7:0]	7:0	SNR LUT_23.	
35h	REG102F6A	7:0	Default: 0x24	Access: R/W
(102F6Ah)	SNR_TABLE_45[7:0]	7:0	SNR LUT_45.	
35h	REG102F6B	7:0	Default: 0x01	Access: R/W
(102F6Bh)	SNR_TABLE_67[7:0]	7:0	SNR LUT_67.	
36h	REG102F6C	7:0	Default: 0x00	Access: R/W



SNR Regis	ster (Bank = 102F, Sub	o-ban	k = 0C)	
Index (Absolute)	Mnemonic	Bit	Description	
(102F6Ch)	SNR_TABLE_89[7:0]	7:0	SNR LUT_89.	
36h	REG102F6D	7:0	Default: 0x00	Access: R/W
(102F6Dh)	SNR_TABLE_AB[7:0]	7:0	SNR LUT_AB.	
37h	REG102F6E	7:0	Default: 0x00	Access: R/W
(102F6Eh)	SNR_TABLE_CD[7:0]	7:0	SNR LUT_CD.	
37h	REG102F6F	7:0	Default: 0x00	Access: R/W
(102F6Fh)	SNR_TABLE_EF[7:0]	7:0	SNR LUT_EF.	
50h	REG102FA0	7:0	Default: 0x00	Access: R/W
(102FA0h)	SNR_NM_DITHER_EN	7	Noise masking dither enable.	
	-	6	Reserved.	
SNR_NM_MOTION_RATIO_ 5 Noise masking motion ra		Noise masking motion ratio e	enable F1.	
	SNR_NM_FILTER_EN_F1	4	Noise masking enable F1.	
	-	3:2	Reserved.	
	SNR_NM_MOTION_RATIO_ EN_F2	1	Noise masking motion ratio enable F2.	
	SNR_NM_FILTER_EN_F2	0	Noise masking enable F2.	
50h	REG102FA1	7:0	Default: 0x00	Access: R/W
(102FA1h)	RESERVED_SNR_15[1:0]	7:6	Reserved.	
	-	5:0	Reserved.	
51h	REG102FA2	7:0	Default: 0x00	Access: R/W
(102FA2h)	-	7:5	Reserved.	
	SNR_MR_LPF_EN_F1	4	De-blocking and SNR motion (LPF is 3x3 mask).	ratio low pass filter enable F1
	-	3:1	Reserved.	
	SNR_MR_LPF_EN_F2	0	De-blocking and SNR motion (LPF is 3x3 mask).	ratio low pass filter enable F2
54h	REG102FA8	7:0	Default: 0x00	Access: R/W
(102FA8h)	RESERVED_SNR_9[1:0]	7:6	Reserved.	
	SNR_NM_GAIN_F2[5:0]	5:0	Noise masking gain F2.	
54h	REG102FA9	7:0	Default: 0x00	Access: R/W
(102FA9h)	RESERVED_SNR_10[1:0]	7:6	Reserved.	
	SNR_NM_GAIN_F1[5:0]	5:0	Noise masking gain F1.	
55h	REG102FAA	7:0	Default: 0xFF	Access: R/W



Index (Absolute)	Mnemonic	Bit	Description	
(102FAAh)	SNR_NM_MIN_THRD[3:0]	7:4	Noise masking min threshold	d bound.
	SNR_NM_MAX_THRD[3:0]	3:0	Noise masking max threshol	
58h	REG102FB0	7:0	Default: 0x10	Access: R/W
(102FB0h)	SNR_STD_LOW_MOTION_ TABLE_01[7:0]	7:0	De-blocking and SNR active	threshold motion ratio LUT_01
58h	REG102FB1	7:0	Default: 0x32	Access: R/W
(102FB1h)	SNR_STD_LOW_MOTION_ TABLE_23[7:0]	7:0	De-blocking and SNR active	threshold motion ratio LUT_23
59h	REG102FB2	7:0	Default: 0x54	Access: R/W
(102FB2h)	SNR_STD_LOW_MOTION_ TABLE_45[7:0]	7:0	De-blocking and SNR active threshold motion ratio LUT_45	
59h	REG102FB3	7:0	Default: 0x76	Access: R/W
(102FB3h)	SNR_STD_LOW_MOTION_ TABLE_67[7:0]	7:0	De-blocking and SNR active threshold motion ratio LUT_67	
5Ah	REG102FB4	7:0	Default: 0x98	Access: R/W
(102FB4h)	SNR_STD_LOW_MOTION_ TABLE_89[7:0]	7:0	De-blocking and SNR active	threshold motion ratio LUT_89
5Ah	REG102FB5	7:0	Default: 0xBA	Access: R/W
(102FB5h)	SNR_STD_LOW_MOTION_ TABLE_AB[7:0]	7:0	De-blocking and SNR active	threshold motion ratio LUT_AB.
5Bh	REG102FB6	7:0	Default: 0xDC	Access: R/W
(102FB6h)	SNR_STD_LOW_MOTION_ TABLE_CD[7:0]	7:0	De-blocking and SNR active	threshold motion ratio LUT_CD.
5Bh	REG102FB7	7:0	Default: 0xFE	Access: R/W
(102FB7h)	SNR_STD_LOW_MOTION_ TABLE_EF[7:0]	7:0	De-blocking and SNR active	threshold motion ratio LUT_EF.
5Ch	REG102FB8	7:0	Default: 0x10	Access: R/W
(102FB8h)	SNR_MOTION_TABLE_01[7 :0]	7:0	SNR motion ratio LUT_01.	
5Ch	REG102FB9	7:0	Default: 0x32	Access: R/W
(102FB9h)	SNR_MOTION_TABLE_23[7:0]	7:0	SNR motion ratio LUT_23.	
5Dh	REG102FBA	7:0	Default: 0x54	Access: R/W
(102FBAh)	SNR_MOTION_TABLE_45[7:0]	7:0	SNR motion ratio LUT_45.	



Index	Mnemonic	Bit	Description	
(Absolute) 5Dh	REG102FBB	7:0	Default: 0x76	Access: R/W
(102FBBh)	SNR_MOTION_TABLE_67[7:0]	7:0	SNR motion ratio LUT_67.	7100035110 11
5Eh	REG102FBC	7:0	Default: 0x98	Access: R/W
(102FBCh)	SNR_MOTION_TABLE_89[7 :0]	7:0	SNR motion ratio LUT_89.	
5Eh	REG102FBD	7:0	Default: 0xBA	Access: R/W
(102FBDh)	SNR_MOTION_TABLE_AB[7:0]	7:0	SNR motion ratio LUT_AB.	
5Fh	REG102FBE	7:0	Default: 0xDC	Access: R/W
(102FBEh)	SNR_MOTION_TABLE_CD[7:0]	7:0	SNR motion ratio LUT_CD.	
5Fh	REG102FBF	7:0	Default: 0xFE	Access: R/W
(102FBFh)	SNR_MOTION_TABLE_EF[7 :0]	7:0	SNR motion ratio LUT_EF.	
6Ch	REG102FD8	7:0	Default: 0x10	Access: R/W
(102FD8h)	SNR_NM_MOTION_TABLE_ 01[7:0]	7:0	Noise masking motion ratio LUT_01.	
6Ch	REG102FD9	7:0	Default: 0x32	Access: R/W
(102FD9h)	SNR_NM_MOTION_TABLE_ 23[7:0]	7:0	Noise masking motion ratio	LUT_23.
6Dh	REG102FDA	7:0	Default: 0x54	Access: R/W
(102FDAh)	SNR_NM_MOTION_TABLE_ 45[7:0]	7:0	Noise masking motion ratio	LUT_45.
6Dh	REG102FDB	7:0	Default: 0x76	Access: R/W
(102FDBh)	SNR_NM_MOTION_TABLE_ 67[7:0]	7:0	Noise masking motion ratio	LUT_67.
6Eh	REG102FDC	7:0	Default: 0x98	Access: R/W
(102FDCh)	SNR_NM_MOTION_TABLE_ 89[7:0]	7:0	Noise masking motion ratio LUT_89.	
6Eh	REG102FDD	7:0	Default: 0xBA	Access: R/W
(102FDDh)	SNR_NM_MOTION_TABLE_ AB[7:0]	7:0	Noise masking motion ratio LUT_AB.	
6Fh	REG102FDE	7:0	Default: 0xDC	Access: R/W
(102FDEh)	SNR_NM_MOTION_TABLE_	7:0	Noise masking motion ratio	LUT CD



SNR Regis	ter (Bank = 102F, Sub	o-ban	k = 0C)	
Index (Absolute)	Mnemonic	Bit	Description	
	CD[7:0]			
6Fh	REG102FDF	7:0	Default: 0xFE	Access: R/W
(102FDFh)	SNR_NM_MOTION_TABLE_ EF[7:0]	7:0	Noise masking motion ratio LUT_EF.	
70h ~ 70h	-	7:0	Default: -	Access: -
(102FE0h ~ 102FE1h)	-	-	Reserved.	



HISDNR_1D Register (Bank = 102F, Sub-bank = 0E)

HISDNR_	1D Register (Bank = 1	02F,	Sub-bank = 0E)	
Index (Absolute)	Mnemonic	Bit	Description	
01h	REG102F02	7:0	Default: 0xC0	Access: R/W
(102F02h)	FM_HIS_H_RANGE_EN	7	Frame Histogram Report Defi	ine H Range Enable.
	FM_HIS_RANGE_EN	6	Frame Histogram Report Def	ine Range Enable.
	-	5	Reserved.	
	DNR_USE_HISDNR_EN	4	DNR Function Use HISDNR E	nable.
	-	3:2	Reserved.	
	PSNR_EN	1	PSNR Enable.	
	HISDNR_EN	0	HISDNR enable.	
01h	REG102F03	7:0	Default: 0x0D	Access: R/W
(102F03h)	-	7:1	Reserved.	
	FM_HIS_V_RANGE_EN	0	Frame Histogram Report Define V Range Enable.	
02h	REG102F04	7:0	Default: 0x2C Access: R/W	
(102F04h)	HISDNR_MD_ADJUST_LEV EL_0123[3:0]	7:4	Motion difference adjust level 0123: 0.5 format.	
	MD_ADJUST_SHIFT	3	Motion difference adjust shift	
	HISMATCH_BIT[2:0]	2:0	Histogram matching result shift bits (0 to 7).	
02h	REG102F05	7:0	Default: 0x00	Access: R/W
(102F05h)	FM_HIS_STD_THRD[7:0]	7:0	Frame Histogram STD Thresh	nold.
03h	REG102F06	7:0	Default: 0x00	Access: R/W
(102F06h)	-	7:2	Reserved.	
	HISDNR_HISMATCH_STEP _LEVEL_0123[1:0]	1:0	Histogram matching step 012	23.
03h	REG102F07	7:0	Default: 0x80	Access: R/W
(102F07h)	HISDNR_HISMATCH_THRD _LEVEL_0123[7:0]	7:0	Histogram matching threshol	d 0123.
04h	REG102F08	7:0	Default: 0x00	Access: R/W
(102F08h)	HISDNR_STD_THRD_LEVE L_0123[3:0]	7:4	Standard Deviation threshold	0123.
	-	3:2	Reserved.	
	HISDNR_STD_STEP_LEVEL _0123[1:0]	1:0	Standard Deviation step 0123	3.
04h	REG102F09	7:0	Default: 0x12	Access: R/W
(102F09h)	-	7:6	Reserved.	



HISDNR_1	ID Register (Bank = 1	02F, \$	Sub-bank = 0E)	
Index (Absolute)	Mnemonic	Bit	Description	
	HISDNR_STRENGTH_GAIN [5:0]	5:0	HISDNR strength gain 2.4 for	rmat.
05h	REG102F0A	7:0	Default: 0x00	Access: RO
(102F0Ah)	FM_HIS_16_1[7:0]	7:0	Frame motion histogram repo	ort section 1.
05h	REG102F0B	7:0	Default: 0x00	Access: RO
(102F0Bh)	FM_HIS_16_1[15:8]	7:0	See description of '102F0Ah'.	
06h	REG102F0C	7:0	Default: 0x00	Access: RO
(102F0Ch)	FM_HIS_16_2[7:0]	7:0	Frame motion histogram repo	ort section 2.
06h	REG102F0D	7:0	Default: 0x00	Access: RO
(102F0Dh)	FM_HIS_16_2[15:8]	7:0	See description of '102F0Ch'.	
07h	REG102F0E	7:0	Default: 0x00	Access: RO
(102F0Eh)	FM_HIS_16_3[7:0]	7:0	Frame motion histogram repo	ort section 3.
07h	REG102F0F	7:0	Default: 0x00	Access: RO
(102F0Fh)	FM_HIS_16_3[15:8]	7:0	See description of '102F0Eh'.	
08h	REG102F10	7:0	Default: 0x00	Access: RO
(102F10h)	FM_HIS_16_4[7:0]	7:0	Frame motion histogram repo	ort section 4.
08h	REG102F11	7:0	Default: 0x00	Access: RO
(102F11h)	FM_HIS_16_4[15:8]	7:0	See description of '102F10h'.	
09h	REG102F12	7:0	Default: 0x00	Access: RO
(102F12h)	FM_HIS_16_5[7:0]	7:0	Frame motion histogram repo	ort section 5.
09h	REG102F13	7:0	Default: 0x00	Access: RO
(102F13h)	FM_HIS_16_5[15:8]	7:0	See description of '102F12h'.	
0Ah	REG102F14	7:0	Default: 0x00	Access: RO
(102F14h)	FM_HIS_16_6[7:0]	7:0	Frame motion histogram repo	ort section 6.
0Ah	REG102F15	7:0	Default: 0x00	Access: RO
(102F15h)	FM_HIS_16_6[15:8]	7:0	See description of '102F14h'.	
0Bh	REG102F16	7:0	Default: 0x00	Access: RO
(102F16h)	FM_HIS_16_7[7:0]	7:0	Frame motion histogram repo	ort section 7.
0Bh	REG102F17	7:0	Default: 0x00	Access: RO
(102F17h)	FM_HIS_16_7[15:8]	7:0	See description of '102F16h'.	
0Ch	REG102F18	7:0	Default: 0x00	Access: RO
(102F18h)	FM_HIS_16_8[7:0]	7:0	Frame motion histogram repo	ort section 8.
0Ch	REG102F19	7:0	Default: 0x00	Access: RO



ndex Absolute)	Mnemonic	Bit	Description	
102F19h)	FM_HIS_16_8[15:8]	7:0	See description of '102F18h'.	
Dh	REG102F1A	7:0	Default: 0x00	Access: RO
102F1Ah)	FM_HIS_16_9[7:0]	7:0	Frame motion histogram rep	ort section 9.
Dh	REG102F1B	7:0	Default: 0x00	Access: RO
02F1Bh)	FM_HIS_16_9[15:8]	7:0	See description of '102F1Ah'	
h	REG102F1C	7:0	Default: 0x00	Access: RO
02F1Ch)	FM_HIS_16_31[7:0]	7:0	Frame motion histogram rep	ort section 31.
h	REG102F1D	7:0	Default: 0x00	Access: RO
02F1Dh)	FM_HIS_16_31[15:8]	7:0	See description of '102F1Ch'	
h	REG102F1E	7:0	Default: 0x00	Access: R/W
02F1Eh)	NFM_HIS_16_0[7:0]	7:0	Normalized frame motion histogram section 0.	
h	REG102F1F	7:0	Default: 0x00	Access: R/W
)2F1Fh)	-	7:1	Reserved.	
	NFM_HIS_16_0[8]	0	See description of '102F1Eh'.	
า	REG102F20	7:0	Default: 0x00	Access: R/W
	NFM_HIS_16_1[7:0]	7:0	Normalized frame motion his	togram section 1.
	REG102F21	7:0	Default: 0x00	Access: R/W
2F21h)	-	7:1	Reserved.	
	NFM_HIS_16_1[8]	0	See description of '102F20h'.	
h	REG102F22	7:0	Default: 0x00	Access: R/W
)2F22h)	NFM_HIS_16_2[7:0]	7:0	Normalized frame motion his	togram section 2.
h	REG102F23	7:0	Default: 0x00	Access: R/W
)2F23h)	-	7:1	Reserved.	
	NFM_HIS_16_2[8]	0	See description of '102F22h'.	
h	REG102F24	7:0	Default: 0x00	Access: R/W
02F24h)	NFM_HIS_16_3[7:0]	7:0	Normalized frame motion his	togram section 3.
h	REG102F25	7:0	Default: 0x00	Access: R/W
02F25h)	-	7:1	Reserved.	
	NFM_HIS_16_3[8]	0	See description of '102F24h'.	
h	REG102F26	7:0	Default: 0x00	Access: R/W
)2F26h)	NFM_HIS_16_4[7:0]	7:0	Normalized frame motion his	togram section 4.
1	REG102F27	7:0	Default: 0x00	Access: R/W
)2F27h)	-	7:1	Reserved.	



Index (Absolute)	Mnemonic	Bit	Description		
(Absolute)	NFM_HIS_16_4[8]	0	See description of '102F26h'.		
14h	REG102F28	7:0	Default: 0x00	Access: R/W	
(102F28h)	NFM_HIS_16_5[7:0]	7:0	Normalized frame motion his	togram section 5.	
14h	REG102F29	7:0	Default: 0x00	Access: R/W	
(102F29h)	-	7:1	Reserved.		
	NFM_HIS_16_5[8]	0	See description of '102F28h'.		
15h	REG102F2A	7:0	Default: 0x00	Access: R/W	
(102F2Ah)	NFM_HIS_16_6[7:0]	7:0	Normalized frame motion his	togram section 6.	
15h	REG102F2B	7:0	Default: 0x00	Access: R/W	
(102F2Bh)	-	7:1	Reserved.		
	NFM_HIS_16_6[8]	0	See description of '102F2Ah'.		
16h	REG102F2C	7:0	Default: 0x00	Access: R/W	
(102F2Ch)	NFM_HIS_16_7[7:0]	7:0	Normalized frame motion histogram section 7.		
16h	REG102F2D	7:0	Default: 0x00	Access: R/W	
(102F2Dh)	-	7:1	Reserved.		
	NFM_HIS_16_7[8]	0	See description of '102F2Ch'.		
17h	REG102F2E	7:0	Default: 0x12	Access: R/W	
(102F2Eh)	-	7:6	Reserved.		
	PSNR_STRENGTH_GAIN[5: 0]	5:0	PSNR strength gain: 2.4 form	nat.	
17h	REG102F2F	7:0	Default: 0x02	Access: R/W	
(102F2Fh)	-	7:2	Reserved.		
	PSNR_MH_BS[1:0]	1:0	PSNR motion history shift bit	s (0 to 7).	
18h	REG102F30	7:0	Default: 0x01	Access: R/W	
(102F30h)	-	7:2	Reserved.		
	PSNR_STD_STEP_LEVEL_0 123[1:0]	1:0	PSNR Standard Deviation ste	p 0123.	
18h	REG102F31	7:0	Default: 0x13	Access: R/W	
(102F31h)	PSNR_STD_THRD_LEVEL_ 0123[7:0]	7:0	PSNR STD threshold 0123.		
19h	REG102F32	7:0	Default: 0x00	Access: R/W	
(102F32h)	FM_HIS_H_ST[7:0]	7:0	Frame Histogram Report H R	ange Start.	
19h	REG102F33	7:0	Default: 0x5B	Access: R/W	



HISDNR_	1D Register (Bank = 1	02F,	Sub-bank = 0E)	
Index (Absolute)	Mnemonic	Bit	Description	
(102F33h)	FM_HIS_H_END[7:0]	7:0	Frame Histogram Report H R	ange End.
1Ah	REG102F34	7:0	Default: 0x01	Access: R/W
(102F34h)	FM_HIS_V_ST[7:0]	7:0	Frame Histogram Report V R	ange Start.
1Ah	REG102F35	7:0	Default: 0x1D	Access: R/W
(102F35h)	FM_HIS_V_END[7:0]	7:0	Frame Histogram Report V R	ange End.
1Bh	REG102F36	7:0	Default: 0x00	Access: RO
(102F36h)	FM_LUMA_SUM[7:0]	7:0	Total luma sum for assigned 16MSBs of 30 bit total sum.	window.
1Bh	REG102F37	7:0	Default: 0x00	Access: RO
(102F37h)	FM_LUMA_SUM[15:8]	7:0	See description of '102F36h'.	
1Ch	REG102F38	7:0	Default: 0x00	Access: RO
(102F38h)	MAT_FM_HIS_16_0[7:0]	7:0	Frame motion matching histogram report section 0.	
1Ch	REG102F39	7:0	Default: 0x00	Access: RO
(102F39h)	MAT_FM_HIS_16_0[15:8]	7:0	See description of '102F38h'.	
1Dh	REG102F3A	7:0	Default: 0x00	Access: RO
(102F3Ah)	MAT_FM_HIS_16_1[7:0]	7:0	Frame motion matching histo	ogram report section 1.
1Dh	REG102F3B	7:0	Default: 0x00	Access: RO
(102F3Bh)	MAT_FM_HIS_16_1[15:8]	7:0	See description of '102F3Ah'.	
1Fh	REG102F3E	7:0	Default: 0x00	Access: RO
(102F3Eh)	MAT_FM_HIS_16_2[7:0]	7:0	Frame motion matching histo	ogram report section 2.
1Fh	REG102F3F	7:0	Default: 0x00	Access: RO
(102F3Fh)	MAT_FM_HIS_16_2[15:8]	7:0	See description of '102F3Eh'.	
20h	REG102F40	7:0	Default: 0x00	Access: RO
(102F40h)	MAT_FM_HIS_16_3[7:0]	7:0	Frame motion matching histo	ogram report section 3.
20h	REG102F41	7:0	Default: 0x00	Access: RO
(102F41h)	MAT_FM_HIS_16_3[15:8]	7:0	See description of '102F40h'.	
21h	REG102F42	7:0	Default: 0x00	Access: RO
(102F42h)	MAT_FM_HIS_16_4[7:0]	7:0	Frame motion matching histo	ogram report section 4.
21h	REG102F43	7:0	Default: 0x00	Access: RO
(102F43h)	MAT_FM_HIS_16_4[15:8]	7:0	See description of '102F42h'.	
22h	REG102F44	7:0	Default: 0x00	Access: RO
(102F44h)	MAT_FM_HIS_16_5[7:0]	7:0	Frame motion matching histo	ogram report section 5.
22h	REG102F45	7:0	Default: 0x00	Access: RO



HISDNR_1	ID Register (Bank = 1	02F, \$	Sub-bank = 0E)	
Index (Absolute)	Mnemonic	Bit	Description	
(102F45h)	MAT_FM_HIS_16_5[15:8]	7:0	See description of '102F44h'.	
23h	REG102F46	7:0	Default: 0x00	Access: RO
(102F46h)	MAT_FM_HIS_16_6[7:0]	7:0	Frame motion matching histogram report section 6.	
23h	REG102F47	7:0	Default: 0x00	Access: RO
(102F47h)	MAT_FM_HIS_16_6[15:8]	7:0	See description of '102F46h'.	
24h	REG102F48	7:0	Default: 0x00	Access: RO
(102F48h)	MAT_FM_HIS_16_7[7:0]	7:0	Frame motion matching histo	gram report section 7.
24h	REG102F49	7:0	Default: 0x00	Access: RO
(102F49h)	MAT_FM_HIS_16_7[15:8]	7:0	See description of '102F48h'.	
25h	-	7:0	Default: -	Access: -
(102F4Ah)	-	-	Reserved.	



S_VOP Register (Bank = 102F, Sub-bank = 0F)

S_VOP Re	gister (Bank = 102	2F, Sub-b	ank = 0F)	
Index (Absolute)	Mnemonic	Bit	Description	
01h	REG102F02	7:0	Default: 0x00 Access: R/W	
(102F02h)	SW_BORDER_EN	7	Sub window (F1) border enable.	
	-	6:0	Reserved.	
02h	REG102F04	7:0	Default: 0x00 Access: R/W	
(102F04h)	BDLO[3:0]	7:4	Sub window Border Outside height of Left side.	
	BDLI[3:0]	3:0	Sub window Border Inside height of Left side.	
02h	REG102F05	7:0	Default: 0x00 Access: R/W	
(102F05h)	BDLO_BO[3:0]	7:4	Main window border outside height of Left side.	
	BDLI_BO[3:0]	3:0	Main window inside height of left side.	
03h	REG102F06	7:0	Default: 0x00 Access: R/W	
(102F06h)	BDRO[3:0]	7:4	Sub window Border Outside height of Right side.	
	BDRI[3:0]	3:0	Sub window Border Inside height of Right side.	
03h	REG102F07	7:0	Default: 0x00 Access: R/W	
(102F07h)	BDRO_BO[3:0]	7:4	Main window Border Outside height of Right side.	
	BDRI_BO[3:0]	3:0	Main window Border Inside height of Right side.	
04h	REG102F08	7:0	Default: 0x00 Access: R/W	
(102F08h)	BDUO[3:0]	7:4	Sub window Border Outside width of Upper side.	
	BDUI[3:0]	3:0	Sub window Border Inside width of Upper side.	
04h	REG102F09	7:0	Default: 0x00 Access: R/W	
(102F09h)	BDUO_BO[3:0]	7:4	Main window Border Outside width of Upper side.	
	BDUI_BO[3:0]	3:0	Main window Border Inside width of Upper side.	
05h	REG102F0A	7:0	Default: 0x00 Access: R/W	
(102F0Ah)	BDDO[3:0]	7:4	Sub window Border Outside width of Down side.	
	BDDI[3:0]	3:0	Sub window Border Inside width of Down side.	
05h	REG102F0B	7:0	Default: 0x00 Access: R/W	
(102F0Bh)	BDDO_BO[3:0]	7:4	Main window Border Outside width of Down side.	
	BDDI_BO[3:0]	3:0	Main window Border Inside width of Down side.	
06h	REG102F0C	7:0	Default: 0x00 Access: R/W	
(102F0Ch)	-	7	Reserved.	
	4WINEN	6	4th Window Enable.	
			0: Disable.	
			1: Enable.	



Index (Absolute)	Mnemonic	Bit	Description
	3WINEN	5	3rd Window Enable.0: Disable.1: Enable.
	2WINEN	4	2nd Window Enable.0: Disable.1: Enable.
	-	3:0	Reserved.
07h	REG102F0E	7:0	Default: 0x00 Access: R/W
(102F0Eh)	S_HDEST[7:0]	7:0	Sub window Horizontal Start.
07h	REG102F0F	7:0	Default: 0x00 Access: R/W
(102F0Fh)	-	7:4	Reserved.
	S_HDEST[11:8]	3:0	See description of '102F0Eh'.
08h	REG102F10	7:0	Default: 0x00 Access: R/W
(102F10h)	S_HDEEND[7:0]	7:0	Sub window Horizontal End.
08h	REG102F11	7:0	Default: 0x00 Access: R/W
(102F11h)	-	7:4	Reserved.
	S_HDEEND[11:8]	3:0	See description of '102F10h'.
09h	REG102F12	7:0	Default: 0x00 Access: R/W
(102F12h)	S_VDEST[7:0]	7:0	Sub window Vertical Star.
09h	REG102F13	7:0	Default: 0x00 Access: R/W
(102F13h)	-	7:4	Reserved.
	S_VDEST[11:8]	3:0	See description of '102F12h'.
0Ah	REG102F14	7:0	Default: 0x00 Access: R/W
(102F14h)	S_VDEEND[7:0]	7:0	Sub window Vertical End.
0Ah	REG102F15	7:0	Default: 0x00 Access: R/W
(102F15h)	-	7:4	Reserved.
	S_VDEEND[11:8]	3:0	See description of '102F14h'.
0Bh	REG102F16	7:0	Default: 0x00 Access: R/W
(102F16h)	S_HDEST_2ND[7:0]	7:0	2nd Sub window Horizontal Start for MWE.
0Bh	REG102F17	7:0	Default: 0x00 Access: R/W
(102F17h)	-	7:4	Reserved.
	S_HDEST_2ND[11:8]	3:0	See description of '102F16h'.
0Ch	REG102F18	7:0	Default: 0x00 Access: R/W
(102F18h)	S_HDEEND_2ND[7:0]	7:0	2nd Sub window Horizontal End for MWE.



Index (Absolute)	Mnemonic	Bit	Description	
0Ch	REG102F19	7:0	Default: 0x00	Access: R/W
(102F19h)	-	7:4	Reserved.	
	S_HDEEND_2ND[11:8]	3:0	See description of '102F18h'.	
0Dh	REG102F1A	7:0	Default: 0x00	Access: R/W
(102F1Ah)	S_VDEST_2ND[7:0]	7:0	2nd Sub window Vertical Star	t for MWE.
0Dh	REG102F1B	7:0	Default: 0x00	Access: R/W
(102F1Bh)	-	7:4	Reserved.	
	S_VDEST_2ND[11:8]	8] 3:0 See description of '102F1Ah'.		
0Eh	REG102F1C	7:0	Default: 0x00	Access: R/W
(102F1Ch)	S_VDEEND_2ND[7:0]	7:0	2nd Sub window Vertical End	for MWE.
0Eh	REG102F1D	7:0	Default: 0x00	Access: R/W
(102F1Dh)	-	7:4	Reserved.	
	S_VDEEND_2ND[11:8]	3:0	See description of '102F1Ch'.	
0Fh	REG102F1E	7:0	Default: 0x00	Access: R/W
(102F1Eh)	S_HDEST_3RD[7:0]	7:0	3rd Sub window Horizontal S	tart for MWE.
<u> </u>	REG102F1F	7:0	Default: 0x00	Access: R/W
(102F1Fh)	-	7:4	Reserved.	
	S_HDEST_3RD[11:8]	3:0	See description of '102F1Eh'.	
10h	REG102F20	7:0	Default: 0x00	Access: R/W
(102F20h)	S_HDEEND_3RD[7:0]	7:0	3rd Sub window Horizontal E	nd for MWE.
10h	REG102F21	7:0	Default: 0x00	Access: R/W
(102F21h)	-	7:4	Reserved.	
	S_HDEEND_3RD[11:8]	3:0	See description of '102F20h'.	
11h	REG102F22	7:0	Default: 0x00	Access: R/W
(102F22h)	S_VDEST_3RD[7:0]	7:0	3rd Sub window Vertical Star	t for MWE.
11h	REG102F23	7:0	Default: 0x00	Access: R/W
(102F23h)	-	7:4	Reserved.	
	S_VDEST_3RD[11:8]	3:0	See description of '102F22h'.	
12h	REG102F24	7:0	Default: 0x00	Access: R/W
(102F24h)	S_VDEEND_3RD[7:0]	7:0	3rd Sub window Vertical End	for MWE.
12h	REG102F25	7:0	Default: 0x00	Access: R/W
(102F25h)	-	7:4	Reserved.	
	S_VDEEND_3RD[11:8]	3:0	See description of '102F24h'.	



Index (Absolute)	Mnemonic	Bit	Description	
13h	REG102F26	7:0	Default: 0x00 Access	: R/W
(102F26h)	S_HDEST_4TH[7:0]	7:0	4th Sub window Horizontal Start for M	IWE.
13h	REG102F27	7:0	Default: 0x00 Access	: R/W
(102F27h)	-	7:4	Reserved.	
	S_HDEST_4TH[11:8]	3:0	See description of '102F26h'.	
14h	REG102F28	7:0	Default: 0x00 Access	: R/W
(102F28h)	S_HDEEND_4TH[7:0]	7:0	4th Sub window Horizontal End for M\	NE.
14h	REG102F29	7:0	Default: 0x00 Access	: R/W
(102F29h)	-	7:4	Reserved.	
	S_HDEEND_4TH[11:8]	3:0	See description of '102F28h'.	
15h	REG102F2A	7:0	Default: 0x00 Access: R/W	
(102F2Ah)	S_VDEST_4TH[7:0]	7:0	4th Sub window Vertical Start for MWE.	
15h	REG102F2B	7:0	Default: 0x00 Access	: R/W
(102F2Bh)	-	7:4	Reserved.	
	S_VDEST_4TH[11:8]	3:0	See description of '102F2Ah'.	
	REG102F2C	7:0	Default: 0x00 Access	: R/W
(102F2Ch)	S_VDEEND_4TH[7:0]	7:0	4th Sub window Vertical End for MWE	
16h	REG102F2D	7:0	Default: 0x00 Access	: R/W
(102F2Dh)	-	7:4	Reserved.	
	S_VDEEND_4TH[11:8]	3:0	See description of '102F2Ch'.	
17h	REG102F2E	7:0	Default: 0x00 Access	: R/W
(102F2Eh)	SWBCOL[7:0]	7:0	Sub Window Border Color.	
17h	REG102F2F	7:0	Default: 0x00 Access	: R/W
(102F2Fh)	SWNS_COL[7:0]	7:0	Sub Window No Signal Color.	
18h	REG102F30	7:0	Default: 0x00 Access	: R/W
(102F30h)	-	7:5	Reserved.	
	SGCR	4	Sub window Gamma. Correction Rounding function. 0: Disable. 1: Enable.	
	-	3:1	Reserved.	
	SGCB	0	Sub window Gamma Correction function: 0: Bypass gamma correction function. 1: Enable gamma correction function.	



ndex Absolute)	Mnemonic	Bit	Description	
8h	REG102F31	7:0	Default: 0x00	Access: R/W
02F31h)	-	7:1	Reserved.	
	BRC	0	Brightness function. 0: Off. 1: On.	
9h ~ 1Ah	-	7:0	Default: -	Access: -
02F32h ~ 2F35h)	-	-	Reserved.	
Bh	REG102F36	7:0	Default: 0x00	Access: R/W
02F36h)	KST_HOFFS[7:0]	7:0	Keystone Horizontal positio	n Offset.
3h	REG102F37	7:0	Default: 0x00	Access: R/W
102F37h)	7 Keystone Horizontal position initial 0: Positive value. 1: Negative value.		n initial Offset Sign.	
	KST_HOFFS[14:8]	6:0	See description of '102F36h	ı'.
h	REG102F38	7:0	Default: 0x00	Access: R/W
02F38h)	KSTPD[7:0]	7:0	Keystone Horizontal position Delta per line.	
h	REG102F39	7:0	Default: 0x00	Access: R/W
02F39h)	KSTPD[15:8]	7:0	See description of '102F38h	ı'. _.
h	REG102F3A	7:0	Default: 0x00	Access: R/W
02F3Ah)	CM11[7:0]	7:0	Color Matrix Coefficient 11.	
h	REG102F3B	7:0	Default: 0x00	Access: R/W
02F3Bh)	-	7:5	Reserved.	
	CM11[12:8]	4:0	See description of '102F3Ah	n'.
h	REG102F3C	7:0	Default: 0x00	Access: R/W
02F3Ch)	CM12[7:0]	7:0	Color Matrix Coefficient 12.	
h	REG102F3D	7:0	Default: 0x00	Access: R/W
02F3Dh)	-	7:5	Reserved.	
	CM12[12:8]	4:0	See description of '102F3Ch	n'.
h	REG102F3E	7:0	Default: 0x00	Access: R/W
02F3Eh)	CM13[7:0]	7:0	Color Matrix Coefficient 13.	
h	REG102F3F	7:0	Default: 0x00	Access: R/W
02F3Fh)	-	7:5	Reserved.	
	CM13[12:8]	4:0	See description of '102F3Eh'.	



Index (Absolute)	Mnemonic	Bit	Description	
20h	REG102F40	7:0	Default: 0x00	Access: R/W
(102F40h)	CM21[7:0]	7:0	Color Matrix Coefficient 21.	
20h	REG102F41	7:0	Default: 0x00	Access: R/W
(102F41h)	-	7:5	Reserved.	
	CM21[12:8]	4:0	See description of '102F40h'.	
21h	REG102F42	7:0	Default: 0x00	Access: R/W
(102F42h)	CM22[7:0]	7:0	Color Matrix Coefficient 22.	
21h	REG102F43	7:0	Default: 0x00	Access: R/W
(102F43h)	-	7:5	Reserved.	
	CM22[12:8]	4:0	See description of '102F42h'.	
22h	REG102F44	7:0	Default: 0x00	Access: R/W
(102F44h)	CM23[7:0]	7:0	Color Matrix Coefficient 23.	
22h	REG102F45	7:0	Default: 0x00	Access: R/W
(102F45h)	-	7:5	Reserved.	
	CM23[12:8]	4:0	See description of '102F44h'.	
23h	REG102F46	7:0	Default: 0x00	Access: R/W
(102F46h)	CM31[7:0]	7:0	Color Matrix Coefficient 31.	
23h	REG102F47	7:0	Default: 0x00	Access: R/W
(102F47h)	-	7:5	Reserved.	
	CM31[12:8]	4:0	See description of '102F46h'.	
24h	REG102F48	7:0	Default: 0x00	Access: R/W
(102F48h)	CM32[7:0]	7:0	Color Matrix Coefficient 32.	
24h	REG102F49	7:0	Default: 0x00	Access: R/W
(102F49h)	-	7:5	Reserved.	
	CM32[12:8]	4:0	See description of '102F48h'.	
25h	REG102F4A	7:0	Default: 0x00	Access: R/W
(102F4Ah)	CM33[7:0]	7:0	Color Matrix Coefficient 33.	
25h	REG102F4B	7:0	Default: 0x00	Access: R/W
(102F4Bh)	-	7:5	Reserved.	
	CM33[12:8]	4:0	See description of '102F4Ah'.	
26h	REG102F4C	7:0	Default: 0x00	Access: R/W
(102F4Ch)	-	7:6	Reserved.	
	CMRND	5	Color Matrix Rounding control.	



Index (Absolute)	Mnemonic	Bit	Description		
			0: Disable.		
			1: Enable.		
	CMC	4	Color Matrix Control.		
			0: Disable.		
			1: Enable.		
	-		Reserved.		
	RRAN	2	Red Range.		
			0: 0~255.		
			1: 128~127.		
	GRAN	1	Green Range.		
			0: 0~255.		
	DDAN		1: 128~127.		
	BRAN	0	Blue Range. 0: 0~255.		
			1: 128~127.		
(102F4Dh)	REG102F4D	7:0	Default: 0x00	Access: R/W	
	SMEN	7	SVM Main window Enable.		
	SMTE	6	SVM Main window Tap Enable.		
	SMFT[1:0]	5:4	SVM Main window Filter Tap.		
			00: 2 taps.		
			01: 3 taps.		
			10: 4 taps.		
			11: 5 taps.		
	SSWEN	3	SVM Sub window Enable.		
	SSWETE	2	SVM Sub window Tap Ena		
	SSWFT[1:0]	1:0	SVM Sub window Filter Ta	p.	
			00: 2 taps. 01: 3 taps.		
			10: 4 taps.		
			11: 5 taps.		
27h	REG102F4E	7:0	Default: 0x00	Access: R/W	
(102F4Eh)	OSDY	7	OSD color Space.		
			0: OSD color space.		
			1: OSD is YUV color space		
	SINV	6	SMV polarity Invert.		
			0: Normal.		
			1: Invert.		



Index (Absolute)	Mnemonic	Bit	Description	
	SVMBYS[1:0]	5:4	SVM Bypass Y Select. 0x: SMV data. 10: Original Y data. 11: Y with tap filter.	
	SCORING[3:0]	3:0	SVM Coring.	
27h	REG102F4F	7:0	Default: 0x00	Access: R/W
(102F4Fh)	SVMLMT[7:0]	7:0	SVM Limit.	
28h	REG102F50	7:0	Default: 0x00	Access: R/W
(102F50h)	-	7	Reserved.	
	SMSTP[2:0]	6:4	SVM Main window Step.	
	SMGAIN[3:0]	3:0	SVM Main window Gain.	
28h	REG102F51	7:0	Default: 0x00	Access: R/W
(102F51h)	-	7	Reserved.	
	SSWSTP[2:0]	6:4	SVM Sub window Step.	
	SWGAIN[3:0]	3:0	SVM Sub window Gain.	
29h (102F52h)	REG102F52	7:0	Default: 0x00	Access: R/W
	-	7	Reserved.	
	SPAJ[1:0]	6:5	SVM Pipe Adjust.	
	SDLYAJ[4:0]	4:0	SVM Delay Adjust.	
29h	REG102F53	7:0	Default: 0x00	Access: RO, R/W
(102F53h)	SVM_SEP_DLY	7	SVM Separate Delay Enable.	
	OVERLAP_SEL[1:0]	6:5	Overlap Select. 00: Average. 01: No Action. 10: Keep slow down result. 11: Keep speed up result.	
	SVM_SD_DLY[4:0]	4:0	SVM Slow down delay.	_
2Ah	REG102F54	7:0	Default: 0x00	Access: R/W
(102F54h)	-	7	Reserved.	
	SBPMC	6	Scaler Bypass Mode Control. 0: Disable. 1: Enable.	
	IPFI	5	To Pad Field Invert enable.	
	_	4:2	Reserved.	



Index (Absolute)	Mnemonic	Bit	Description	
	IOFI	1	Interlace Output Field Invert	
	IOEN	0	Interlace Output Enable.	
2Bh	REG102F56	7:0	Default: 0x00	Access: R/W
(102F56h)	-	7:5	Reserved.	
	DISABLE_ALL_VOP2_FUNC TION	4	Disable all VOP2 function.	
	-	3:0	Reserved.	
2Bh	REG102F57	7:0	Default: 0x00	Access: R/W
(102F57h)	IP_FINV	7	IP Field Inverse.	
	IP_ITLC	6	IP Interlace.	
	-	5:4	Reserved.	
	BES[1:0]	3:2	Border Extend for SVM.	
	OES[1:0]	1:0	OSD Extend for SVM.	
2Ch	-	7:0	Default: -	Access: -
(102F58h)	-	-	Reserved.	
2Ch	REG102F59	7:0	Default: 0x00	Access: R/W
(102F59h)	OP1INTERLACE_OUT	7	OP1 output is interlace mode.	
	-	6:0	Reserved.	
2Dh ~ 2Fh	-	7:0	Default: -	Access: -
(102F5Ah ~ 102F5Fh)	-	-	Reserved.	,
30h	REG102F60	7:0	Default: 0x00	Access: R/W
(102F60h)	R_BRI_OFFSET[7:0]	7:0	Offset for R data.	
30h	REG102F61	7:0	Default: 0x00	Access: R/W
(102F61h)	BRI_EN	7	Brightness enable (after gam	nma).
	CON_EN	6	Contrast enable (after gamm	na).
	NOISE_ROUND_EN	5	Noise rounding enable for co	ontrast brightness function.
	-	4:3	Reserved.	
	R_BRI_OFFSET[10:8]	2:0	See description of '102F60h'.	
31h	REG102F62	7:0	Default: 0x00	Access: R/W
(102F62h)	G_BRI_OFFSET[7:0]	7:0	Offset for G data.	
31h	REG102F63	7:0	Default: 0x00	Access: R/W
(102F63h)	_	7:3	Reserved.	



Index (Absolute)	Mnemonic	Bit	Description	
	G_BRI_OFFSET[10:8]	2:0	See description of '102F62h'	
32h	REG102F64	7:0	Default: 0x00	Access: R/W
(102F64h)	B_BRI_OFFSET[7:0]	7:0	Offset for B data.	
32h	REG102F65	7:0	Default: 0x00	Access: R/W
102F65h)	-	7:3	Reserved.	
	B_BRI_OFFSET[10:8]	2:0	See description of '102F64h'	
33h	REG102F66	7:0	Default: 0x00	Access: R/W
(102F66h)	R_CON_GAIN[7:0]	7:0	Contrast gain for R data.	
33h	REG102F67	7:0	Default: 0x00	Access: R/W
102F67h)	-	7:4	Reserved.	
	R_CON_GAIN[11:8]	3:0	See description of '102F66h'	
34h	REG102F68	7:0	Default: 0x00	Access: R/W
(102F68h)	G_CON_GAIN[7:0]	7:0	Contrast gain for G data.	
4h	REG102F69	7:0	Default: 0x00	Access: R/W
102F69h)	-	7:4	Reserved.	
1	G_CON_GAIN[11:8]	3:0	See description of '102F68h'	
85h	REG102F6A	7:0	Default: 0x00	Access: R/W
102F6Ah)	B_CON_GAIN[7:0]	7:0	Contrast gain for B data.	
85h	REG102F6B	7:0	Default: 0x00	Access: R/W
102F6Bh)	-	7:4	Reserved.	
	B_CON_GAIN[11:8]	3:0	See description of '102F6Ah'	
86h	REG102F6C	7:0	Default: 0x00	Access: R/W
102F6Ch)	M_BRI_R[7:0]	7:0	Brightness offset (bri_function	on) for main window R
6h	REG102F6D	7:0	Default: 0x00	Access: R/W
(102F6Dh)	SS_MODE	7	Brightness offset (before gar 0: From -1024 ~ 1023. 1: From -512 ~ 511.	mma) range control.
	-	6:3	Reserved.	
	M_BRI_R[10:8]	2:0	See description of '102F6Ch'	
37h	REG102F6E	7:0	Default: 0x00	Access: R/W
(102F6Eh)	M_BRI_G[7:0]	7:0	Brightness offset (bri_function	on) for main window G
37h	REG102F6F	7:0	Default: 0x00	Access: R/W
(102F6Fh)	-	7:3	Reserved.	<u> </u>



Index (Absolute)	Mnemonic	Bit	Description		
	M_BRI_G[10:8]	2:0	See description of '102F6Eh'.		
38h	REG102F70	7:0	Default: 0x00	Access: R/W	
(102F70h)	M_BRI_B[7:0]	7:0	Brightness offset (bri_function) for main window I		
38h	REG102F71	7:0	Default: 0x00	Access: R/W	
(102F71h)	-	7:3	Reserved.		
	M_BRI_B[10:8]	2:0	See description of '102F70h'.		
39h	REG102F72	7:0	Default: 0x00	Access: R/W	
(102F72h)	S_BRI_R[7:0]	7:0	Brightness offset (bri_function	n) for sub window R.	
39h	REG102F73	7:0	Default: 0x00	Access: R/W	
(102F73h)	-	7:3	Reserved.		
	S_BRI_R[10:8]	2:0	See description of '102F72h'.		
3Ah	REG102F74	7:0	Default: 0x00	Access: R/W	
(102F74h)	S_BRI_G[7:0]	7:0	Brightness offset (bri_function) for sub window G		
3Ah	REG102F75	7:0	Default: 0x00	Access: R/W	
(102F75h)	-	7:3	Reserved.		
	S_BRI_G[10:8]	2:0	See description of '102F74h'.		
3Bh	REG102F76	7:0	Default: 0x00	Access: R/W	
(102F76h)	S_BRI_B[7:0]	7:0	Brightness offset (bri_function	n) for sub window B.	
3Bh	REG102F77	7:0	Default: 0x00	Access: R/W	
(102F77h)	-	7:3	Reserved.		
	S_BRI_B[10:8]	2:0	See description of '102F76h'.	tion of '102F76h'.	
3Ch	REG102F78	7:0	Default: 0x00	Access: R/W	
(102F78h)	GAMMA_MLOAD_CHECK_R _BASE0[7:0]	7:0	Check value for auto mload b	pase0 R channel.	
3Ch	REG102F79	7:0	Default: 0x00	Access: RO, R/W	
(102F79h)	GAMMA_MLOAD_CHECK_R _ERR_0	7	Base0 R channel check error		
	-	6:4	Reserved.		
	GAMMA_MLOAD_CHECK_R _BASE0[11:8]	3:0	See description of '102F78h'.		
3Dh	REG102F7A	7:0	Default: 0x00	Access: R/W	
(102F7Ah)	GAMMA_MLOAD_CHECK_R _BASE1[7:0]	7:0	Check value for auto mload b	pase1 R channel.	
3Dh	REG102F7B	7:0	Default: 0x00	Access: RO, R/W	



Index (Absolute)	Mnemonic	Bit	Description	
(102F7Bh)	GAMMA_MLOAD_CHECK_R _ERR_1	7	Base1 R channel check erro	or.
	-	6:4	Reserved.	
	GAMMA_MLOAD_CHECK_R _BASE1[11:8]	3:0	See description of '102F7Ah'.	
3Eh	REG102F7C	7:0	Default: 0x00	Access: R/W
(102F7Ch)	GAMMA_MLOAD_CHECK_G _BASE0[7:0]	7:0	Check value for auto mload	base0 G channel.
3Eh	REG102F7D	7:0	Default: 0x00	Access: RO, R/W
(102F7Dh)	GAMMA_MLOAD_CHECK_G _ERR_0	7	Base0 G channel check error.	
	-	6:4	Reserved.	
	GAMMA_MLOAD_CHECK_G _BASE0[11:8]	3:0	See description of '102F7Ch'.	
3Fh	REG102F7E	7:0	Default: 0x00	Access: R/W
(102F7Eh)	GAMMA_MLOAD_CHECK_G 7:0 Check value for auto mload base1 G _BASE1[7:0]		base1 G channel.	
3Fh	REG102F7F	7:0	Default: 0x00	Access: RO, R/W
(102F7Fh)	GAMMA_MLOAD_CHECK_G _ERR_1	7	Base1 G channel check error.	
	-	6:4	Reserved.	
	GAMMA_MLOAD_CHECK_G _BASE1[11:8]	3:0	See description of '102F7Eh'.	
40h	REG102F80	7:0	Default: 0x00	Access: R/W
(102F80h)	GAMMA_MLOAD_CHECK_B _BASE0[7:0]	7:0	Check value for auto mload	base0 B channel.
40h	REG102F81	7:0	Default: 0x00	Access: RO, R/W
(102F81h)	GAMMA_MLOAD_CHECK_B _ERR_0	7	Base0 B channel check erro	or.
	-	6:4	Reserved.	
	GAMMA_MLOAD_CHECK_B _BASE0[11:8]	3:0	See description of '102F80h)'.
41h	REG102F82	7:0	Default: 0x00	Access: R/W
(102F82h)	GAMMA_MLOAD_CHECK_B _BASE1[7:0]	7:0	Check value for auto mload	base1 B channel.



S_VOP Re	gister (Bank = 102F, S	Sub-b	ank = 0F)	
Index (Absolute)	Mnemonic	Bit	Description	
41h	REG102F83	7:0	Default: 0x00	Access: RO, R/W
(102F83h)	GAMMA_MLOAD_CHECK_B _ERR_1	7	Base1 B channel check error.	
	-	6:4	Reserved.	
	GAMMA_MLOAD_CHECK_B _BASE1[11:8]	3:0	See description of '102F82h'.	
42h ~ 45h	-	7:0	Default: -	Access: -
(102F84h ~ 102F8Bh)	-	-	Reserved.	
46h	REG102F8C	7:0	Default: 0x00	Access: R/W
(102F8Ch)	-	7:5	Reserved.	
	CAP_STAGE	4	Capture stage selection. 0: Before OSD. 1: After OSD.	
	-	3:0	Reserved.	
46h	-	7:0	Default: -	Access: -
(102F8Dh)	-	-	Reserved.	
47h	REG102F8E	7:0	Default: 0x00	Access: R/W
(102F8Eh)	MAIN_R_CON_GAIN[7:0]	7:0	Main window R gain for pre-ç	gamma CON_BRI.
47h	REG102F8F	7:0	Default: 0x00	Access: R/W
(102F8Fh)	-	7:4	Reserved.	
	MAIN_R_CON_GAIN[11:8]	3:0	See description of '102F8Eh'.	
48h	REG102F90	7:0	Default: 0x00	Access: R/W
(102F90h)	MAIN_G_CON_GAIN[7:0]	7:0	Main window G gain for pre-o	gamma CON_BRI.
48h	REG102F91	7:0	Default: 0x00	Access: R/W
(102F91h)	-	7:4	Reserved.	
	MAIN_G_CON_GAIN[11:8]	3:0	See description of '102F90h'.	1
49h	REG102F92	7:0	Default: 0x00	Access: R/W
(102F92h)	MAIN_B_CON_GAIN[7:0]	7:0	Main window B gain for pre-g	gamma CON_BRI.
49h	REG102F93	7:0	Default: 0x00	Access: R/W
(102F93h)	-	7:4	Reserved.	
	MAIN_B_CON_GAIN[11:8]	3:0	See description of '102F92h'.	T
4Ah	REG102F94	7:0	Default: 0x00	Access: R/W
(102F94h)	SUB_R_CON_GAIN[7:0]	7:0	Sub window R gain for pre-ga	amma CON_BRI.



Index	Mnemonic	Bit	Description	
(Absolute) 4Ah	REG102F95	7:0	Default: 0x00	Access: R/W
(102F95h)	-	7:4	Reserved.	7100033. 117 VV
	SUB_R_CON_GAIN[11:8]	3:0	See description of '102F94h'.	
4Bh	REG102F96	7:0	Default: 0x00	Access: R/W
(102F96h)	SUB_G_CON_GAIN[7:0]	7:0	Sub window G gain for pre-gamma CON_BRI.	
4Bh	REG102F97	7:0	Default: 0x00	Access: R/W
(102F97h)	-	7:4	Reserved.	7100033.117 **
	SUB_G_CON_GAIN[11:8]	3:0	See description of '102F96h'.	
4Ch	REG102F98	7:0	Default: 0x00	Access: R/W
(102F98h)	SUB_B_CON_GAIN[7:0]	7:0	Sub window B gain for pre-ga	
4Ch	REG102F99	7:0	Default: 0x00	Access: R/W
(102F99h)	-	7:4	Reserved.	
	SUB_B_CON_GAIN[11:8]	3:0	See description of '102F98h'.	
4Dh	REG102F9A	7:0	Default: 0x00	Access: R/W
(102F9Ah)	MAIN_R_BRI_OFFSET[7:0]	7:0	Main window R offset for pre	-gamma CON_BRI.
IDh	REG102F9B	7:0	Default: 0x00	Access: R/W
(102F9Bh)	-	7:3	Reserved.	
	MAIN_R_BRI_OFFSET[10:8]	2:0	See description of '102F9Ah'.	
4Eh	REG102F9C	7:0	Default: 0x00	Access: R/W
(102F9Ch)	MAIN_G_BRI_OFFSET[7:0]	7:0	Main window G offset for pre	-gamma CON_BRI.
4Eh	REG102F9D	7:0	Default: 0x00	Access: R/W
(102F9Dh)	-	7:3	Reserved.	
	MAIN_G_BRI_OFFSET[10:8]	2:0	See description of '102F9Ch'.	
4Fh	REG102F9E	7:0	Default: 0x00	Access: R/W
(102F9Eh)	MAIN_B_BRI_OFFSET[7:0]	7:0	Main window B offset for pre	-gamma CON_BRI.
4Fh	REG102F9F	7:0	Default: 0x00	Access: R/W
(102F9Fh)	-	7:3	Reserved.	
	MAIN_B_BRI_OFFSET[10:8]	2:0	See description of '102F9Eh'.	
50h	REG102FA0	7:0	Default: 0x00	Access: R/W
(102FA0h)	SUB_R_BRI_OFFSET[7:0]	7:0	Sub window R offset for pre-gamma CON_BRI.	



Index (Absolute)	Mnemonic	Bit	Description	
50h	REG102FA1	7:0	Default: 0x00	Access: R/W
(102FA1h)	-	7:3	Reserved.	
	SUB_R_BRI_OFFSET[10:8]	2:0	See description of '102FA0h'	
51h	REG102FA2	7:0	Default: 0x00	Access: R/W
(102FA2h)	SUB_G_BRI_OFFSET[7:0]	7:0	Sub window G offset for pre-	gamma CON_BRI.
51h	REG102FA3	7:0	Default: 0x00	Access: R/W
(102FA3h)	-	7:3	Reserved.	
	SUB_G_BRI_OFFSET[10:8]	2:0	See description of '102FA2h'.	
52h	REG102FA4	7:0	Default: 0x00	Access: R/W
(102FA4h)	SUB_B_BRI_OFFSET[7:0]	7:0	Sub window B offset for pre-gamma CON_BRI.	
52h	REG102FA5	7:0	Default: 0x00	Access: R/W
(102FA5h)	-	7:3	Reserved.	
	SUB_B_BRI_OFFSET[10:8]	2:0	See description of '102FA4h'	
53h	REG102FA6	7:0	Default: 0x00	Access: R/W
(102FA6h)	-	7:3	Reserved.	
	MAIN_NOISE_ROUND_EN	2	Main window noise rounding enable for pre-gamma CON_BRI.	
	MAIN_BRI_EN	1	Main window brightness enable for pre-gamma CON_BRI.	
	MAIN_CON_EN	0	Main window contrast enable for pre-gamma CON_BRI.	
53h	REG102FA7	7:0	Default: 0x00	Access: R/W
(102FA7h)	-	7:3	Reserved.	
	SUB_NOISE_ROUND_EN	2	Sub window noise rounding enable for pre-gamma CON_BRI.	
	SUB_BRI_EN	1	Sub window brightness enab	le for pre-gamma CON_BRI.
	SUB_CON_EN	0	Sub window contrast enable	for pre-gamma CON_BRI.
54h	REG102FA8	7:0	Default: 0x00	Access: R/W
(102FA8h)	FREEZ_VCNT_VALUE[7:0]	7:0	Output v-counter freeze posi	tion.
54 h	REG102FA9	7:0	Default: 0x00	Access: R/W
(102FA9h)	-	7:4	Reserved.	
	FREEZ_VCNT_VALUE[11:8]	3:0	See description of '102FA8h'	
55h	REG102FAA	7:0	Default: 0x00	Access: R/W
(102FAAh)	LOCK_VCNT_VALUE[7:0]	7:0	V-counter generates output reference signal value. This register is active when REG_NEW_LOCK_POINT is shigh.	



Index	Mnemonic	Bit	Description	
(Absolute)	WITETIONIC	ыс	Description	
55h	REG102FAB	7:0	Default: 0x00	Access: R/W
(102FABh)	-	7:4	Reserved.	
	LOCK_VCNT_VALUE[11:8]	3:0	See description of '102FAAh'.	
56h	REG102FAC	7:0	Default: 0x00	Access: R/W
(102FACh)	-	7	Reserved.	
	PSEUDO_VS_EN	6	Enable pseudo Vsync for freeze region.	
	OUTPUT_FIELD_SEL	5	Select field for output reference signal.	
	OTUPUT_FIELD_INV	4	Invert field for output reference signal.	
	SW_RESET_VCNT_FREEZ	3	Software clear v-counter freeze status.	
	IVS_SEL	2	Select insert_end point as inp	out reference for frame PLL.
	NEW_LOCK_POINT	1	New output reference signal	for frame PLL enable.
	INPUT_FREEZ	0	V-counter freeze enable.	
56h	REG102FAD	7:0	Default: 0x00	Access: RO, R/W
(102FADh)	VCNT_FREEZ_REGION	7	In V-counter freeze status.	
	-	6:2	Reserved.	
	IVS_CNT[9:8]	1:0	Frame number for input refer	rence generate.
57h	REG102FAE	7:0	Default: 0x00	Access: R/W
(102FAEh)	SUB_Y_SUB_16	7	Sub input Y signal sub 16 ena	able for CCIR656 format.
	MAIN_Y_SUB_16	6	Main input Y signal sub 16 er	nable for CCIR656 format.
	SUB_R_MIN_SIGN	5	Sub R min limit for BRI is negative value.	
	SUB_BRI_LIMIT_EN	4	Sub enable BRI input source	limit.
	MAIN_B_MIN_SIGN	3	Main B min limit for BRI is ne	gative value.
	MAIN_G_MIN_SIGN	2	Main G min limit for BRI is ne	egative value.
	MAIN_R_MIN_SIGN	1	Main R min limit for BRI is ne	egative value.
	MAIN_BRI_LIMIT_EN	0	Main enable BRI input source	e limit.
5 7h	REG102FAF	7:0	Default: 0x00	Access: R/W
(102FAFh)	-	7	Reserved.	
	PSEUDO_DE_SHIFT_ONLY	6	Random noise shift only during	ng valid data period enable.
	NOISE_DITH_EN	5	Noise dither enable.	
	GAMMA_REPEAT_MAX	4	Repeat gamma table max val	lue for interpolation.
	CAP_EN	3	Capture image to IP enable.	
	-	2:0	Reserved.	
58h	REG102FB0	7:0	Default: 0x00	Access: R/W



Index (Absolute) Main_R_Min_LiMiT[7:0] 7:0	S_VOP Re	gister (Bank = 102F, S	Sub-b	ank = 0F)	
REG_MAIN_R_MIN_SIGN = 1. MAIN_R_MIN_LIMIT. REG_MAIN_R_MIN_SIGN = 0. MAIN_R_MIN_LIMIT. REG_MAIN_R_MIN_SIGN = 0. MAIN_R_MIN_LIMIT.		Mnemonic	Bit	Description	
Times	(102FB0h)	MAIN_R_MIN_LIMIT[7:0]	7:0	REG_MAIN_R_MIN_SIGN = 1. MAIN_R_MIN = -MAIN_R_MIN_LIMIT. REG_MAIN_R_MIN_SIGN = 0.	
MAIN_R_MIN_LIMIT[12:8]	58h	REG102FB1	7:0	Default: 0x00	Access: R/W
SPh	(102FB1h)	-	7:5	Reserved.	
(102FB2h) MAIN_R_MAX_LIMIT[7:0] 7:0 Main R max limit value, 12 format. 59h REG102FB3 7:0 Default: 0x00 Access: R/W (102FB3h) - 7:4 Reserved. 5Ah REG102FB4 7:0 Default: 0x00 Access: R/W (102FB4h) MAIN_G_MIN_LIMIT[7:0] 7:0 Main G min limit value, s.12 format sign bit is bit-12. REG_MAIN_G_MIN_SIGN = 1. MAIN_G_MIN_SIGN = 0. MAIN_G_MIN_LIMIT. 5Ah REG102FB5 7:0 Default: 0x00 Access: R/W (102FB5h) - 7:5 Reserved. MAIN_G_MIN_LIMIT[12:8] 4:0 See description of '102FB4h'. 5Bh REG102FB6 7:0 Default: 0x00 Access: R/W (102FB6h) MAIN_G_MAX_LIMIT[7:0] 7:0 Main R max limit value 12 format. 5Bh REG102FB7 7:0 Default: 0x00 Access: R/W (102FB7h) - 7:4 Reserved. MAIN_G_MAX_LIMIT[7:0] 7:0 Default: 0x00 Access: R/W 5Ch REG102FB8 7:		MAIN_R_MIN_LIMIT[12:8]	4:0	See description of '102FB0h'.	
REG102FB3 7:0 Default: 0x00 Access: R/W	59h	REG102FB2	7:0	Default: 0x00	Access: R/W
Topic Top	(102FB2h)	MAIN_R_MAX_LIMIT[7:0]	7:0	Main R max limit value, 12 fo	rmat.
MAIN_R_MAX_LIMIT[11:8] 3:0 See description of '102FB2h'.	59h	REG102FB3	7:0	Reserved.	
REG102FB4 7:0 Default: 0x00 Access: R/W	(102FB3h)	-	7:4		
(102FB4h) MAIN_G_MIN_LIMIT[7:0] 7:0 Main G min limit value, s.12 format sign bit is bit-12. REG_MAIN_G_MIN_SIGN = 1. MAIN_G_MIN = -MAIN_G_MIN_LIMIT. REG_MAIN_G_MIN_SIGN = 0. MAIN_G_MIN = MAIN_G_MIN_LIMIT. 5Ah (102FB5h) - 7:0 Default: 0x00 Access: R/W MAIN_G_MIN_LIMIT[12:8] 4:0 See description of '102FB4h'. 5Bh REG102FB6 7:0 Default: 0x00 Access: R/W (102FB6h) MAIN_G_MAX_LIMIT[7:0] 7:0 Main R max limit value 12 format. 5Bh REG102FB7 7:0 Default: 0x00 Access: R/W (102FB7h) - 7:4 Reserved. MAIN_G_MAX_LIMIT[11:8] 3:0 See description of '102FB6h'. 5Ch REG102FB8 7:0 Default: 0x00 Access: R/W MAIN_B_MIN_LIMIT[7:0] 7:0 Main B min limit value, s.12 format sign bit is bit-12. REG_MAIN_B_MIN_SIGN = 1. MAIN_B_MIN_LIMIT. REG_MAIN_B_MIN_SIGN = 0. MAIN_R_MIN = MAIN_B_MIN_LIMIT. SCh REG102FB9 7:0 Default: 0x00 Access: R/W		MAIN_R_MAX_LIMIT[11:8]	3:0		
REG_MAIN_G_MIN_SIGN = 1. MAIN_G_MIN_SIGN = 1. MAIN_G_MIN_G_MIN_LIMIT. REG_MAIN_G_MIN_SIGN = 0. MAIN_G_MIN_E MAIN_G_MIN_LIMIT. REG_MAIN_G_MIN_LIMIT. MAIN_G_MIN_LIMIT. MAIN_G_MIN_LIMIT. MAIN_G_MIN_LIMIT. MAIN_G_MIN_LIMIT. MAIN_G_MIN_LIMIT[12:8] 4:0 See description of '102FB4h'. MAIN_G_MIN_LIMIT[7:0] 7:0 Default: 0x00 Access: R/W Access: R/W Access: R/W Access: R/W MAIN_G_MAX_LIMIT[7:0] 7:0 Main R max limit value 12 format. MAIN_G_MAX_LIMIT[11:8] 3:0 See description of '102FB6h'. MAIN_G_MAX_LIMIT[11:8] 3:0 See description of '102FB6h'. MAIN_G_MAX_LIMIT[7:0] 7:0 Main B min limit value, s.12 format sign bit is bit-12. REG_MAIN_B_MIN_SIGN = 1. MAIN_B_MIN_SIGN = 1. MAIN_R_MIN = -MAIN_B_MIN_LIMIT. REG_MAIN_B_MIN_SIGN = 0. MAIN_R_MIN = -MAIN_B_MIN_LIMIT. REG_MAIN_B_MIN_LIMIT. MAIN_R_MIN = MAIN_B_MIN_LIMIT. MAIN_R_MIN = MAIN_B_MIN_LIMIT. REG_MAIN_B_MIN_LIMIT. REG_MAIN_B_MIN_LIMIT	5Ah	REG102FB4	7:0	Default: 0x00	Access: R/W
(102FB5h) .	(102FB4h) MAIN_G_MIN_LIMIT[7:0		7:0	REG_MAIN_G_MIN_SIGN = 1. MAIN_G_MIN = -MAIN_G_MIN_LIMIT. REG_MAIN_G_MIN_SIGN = 0.	
MAIN_G_MIN_LIMIT[12:8]	5 A h	REG102FB5	7:0	Default: 0x00	Access: R/W
5Bh REG102FB6 7:0 Default: 0x00 Access: R/W (102FB6h) MAIN_G_MAX_LIMIT[7:0] 7:0 Main R max limit value 12 format. 5Bh REG102FB7 7:0 Default: 0x00 Access: R/W (102FB7h) - 7:4 Reserved. MAIN_G_MAX_LIMIT[11:8] 3:0 See description of '102FB6h'. 5Ch REG102FB8 7:0 Default: 0x00 Access: R/W (102FB8h) MAIN_B_MIN_LIMIT[7:0] 7:0 Main B min limit value, s. 12 format sign bit is bit-12. REG_MAIN_B_MIN_SIGN = 1. MAIN_R_MIN = -MAIN_B_MIN_LIMIT. REG_MAIN_B_MIN_SIGN = 0. MAIN_R_MIN = MAIN_B_MIN_LIMIT. SCh REG102FB9 7:0 Default: 0x00 Access: R/W	(102FB5h)	-	7:5	Reserved.	
(102FB6h) MAIN_G_MAX_LIMIT[7:0] 7:0 Main R max limit value 12 format. 5Bh REG102FB7 7:0 Default: 0x00 Access: R/W (102FB7h) - 7:4 Reserved. MAIN_G_MAX_LIMIT[11:8] 3:0 See description of '102FB6h'. 5Ch REG102FB8 7:0 Default: 0x00 Access: R/W (102FB8h) MAIN_B_MIN_LIMIT[7:0] 7:0 Main B min limit value, s.12 format sign bit is bit-12. REG_MAIN_B_MIN_SIGN = 1. MAIN_R_MIN = -MAIN_B_MIN_LIMIT. REG_MAIN_B_MIN_SIGN = 0. MAIN_R_MIN = MAIN_B_MIN_LIMIT. REG_MAIN_B_MIN_LIMIT. 5Ch REG102FB9 7:0 Default: 0x00 Access: R/W		MAIN_G_MIN_LIMIT[12:8]	4:0	See description of '102FB4h'.	
See See	5Bh	REG102FB6	7:0	Default: 0x00	Access: R/W
(102FB7h) - 7:4 Reserved. MAIN_G_MAX_LIMIT[11:8] 3:0 See description of '102FB6h'. 5Ch REG102FB8 7:0 Default: 0x00 Access: R/W (102FB8h) MAIN_B_MIN_LIMIT[7:0] 7:0 Main B min limit value, s.12 format sign bit is bit-12. REG_MAIN_B_MIN_SIGN = 1. MAIN_R_MIN = -MAIN_B_MIN_LIMIT. REG_MAIN_B_MIN_SIGN = 0. MAIN_R_MIN = MAIN_B_MIN_LIMIT. MAIN_R_MIN = MAIN_B_MIN_LIMIT. 5Ch REG102FB9 7:0 Default: 0x00 Access: R/W	(102FB6h)	MAIN_G_MAX_LIMIT[7:0]	7:0	Main R max limit value 12 for	rmat.
MAIN_G_MAX_LIMIT[11:8] 3:0 See description of '102FB6h'.	5Bh	REG102FB7	7:0	Default: 0x00	Access: R/W
5Ch REG102FB8 7:0 Default: 0x00 Access: R/W (102FB8h) MAIN_B_MIN_LIMIT[7:0] 7:0 Main B min limit value, s.12 format sign bit is bit-12. REG_MAIN_B_MIN_SIGN = 1. MAIN_R_MIN = -MAIN_B_MIN_LIMIT. REG_MAIN_B_MIN_SIGN = 0. MAIN_R_MIN = MAIN_B_MIN_LIMIT. 5Ch REG102FB9 7:0 Default: 0x00 Access: R/W	(102FB7h)	-	7:4	Reserved.	
(102FB8h) MAIN_B_MIN_LIMIT[7:0] 7:0 Main B min limit value, s.12 format sign bit is bit-12. REG_MAIN_B_MIN_SIGN = 1. MAIN_R_MIN = -MAIN_B_MIN_LIMIT. REG_MAIN_B_MIN_SIGN = 0. MAIN_R_MIN = MAIN_B_MIN_LIMIT. 5Ch REG102FB9 7:0 Default: 0x00 Access: R/W		MAIN_G_MAX_LIMIT[11:8]	3:0	See description of '102FB6h'.	
REG_MAIN_B_MIN_SIGN = 1. MAIN_R_MIN = -MAIN_B_MIN_LIMIT. REG_MAIN_B_MIN_SIGN = 0. MAIN_R_MIN = MAIN_B_MIN_LIMIT. 5Ch REG102FB9 7:0 Default: 0x00 Access: R/W		REG102FB8	7:0	Default: 0x00	Access: R/W
(400FPOL)	(102FB8h)	MAIN_B_MIN_LIMIT[7:0]	7:0	REG_MAIN_B_MIN_SIGN = 1. MAIN_R_MIN = -MAIN_B_MIN_LIMIT. REG_MAIN_B_MIN_SIGN = 0.	
(400FPQL)	5Ch	REG102FB9	7:0		
	(102FB9h)	-	7:5	Reserved.	1



S_VOP Re	gister (Bank = 102F, S	Sub-b	ank = 0F)	
Index (Absolute)	Mnemonic	Bit	Description	
	MAIN_B_MIN_LIMIT[12:8]	4:0	See description of '102FB8h'.	
5Dh	REG102FBA	7:0	Default: 0x00	Access: R/W
(102FBAh)	MAIN_B_MAX_LIMIT[7:0]	7:0	Main R max limit value 12 for	rmat.
5Dh	REG102FBB	7:0	Default: 0x00	Access: R/W
(102FBBh)	-	7:4	Reserved.	
	MAIN_B_MAX_LIMIT[11:8]	3:0	See description of '102FBAh'.	
5Eh	REG102FBC	7:0	Default: 0x00	Access: R/W
(102FBCh)	SUB_R_MIN_LIMIT[7:0]	7:0	Main R min limit value, s.12 format sign bit is bit-1 REG_SUB_R_MIN_SIGN = 1: MAIN_R_MIN = -SUB_R_MIN_LIMIT. REG_SUB_R_MIN_SIGN = 0: MAIN_R_MIN = SUB_R_MIN_LIMIT.	
5Eh	REG102FBD	7:0	Default: 0x00	Access: R/W
(102FBDh)	-	7:5	Reserved.	
	SUB_R_MIN_LIMIT[12:8]	4:0	See description of '102FBCh'.	
5Fh	REG102FBE	7:0	Default: 0x00	Access: R/W
(102FBEh)	SUB_R_MAX_LIMIT[7:0]	7:0	Main R max limit value, 12 format.	
5Fh	REG102FBF	7:0	Default: 0x00	Access: R/W
(102FBFh)	-	7:4	Reserved.	
	SUB_R_MAX_LIMIT[11:8]	3:0	See description of '102FBEh'.	
60h	REG102FC0	7:0	Default: 0x00	Access: R/W
(102FC0h)	SUB_G_MIN_LIMIT[7:0]	7:0	Main G min limit value, s.12 format sign bit is bit-12. REG_SUB_G_MIN_SIGN = 1. MAIN_G_MIN = -SUB_G_MIN_LIMIT. REG_SUB_G_MIN_SIGN = 0. MAIN_G_MIN = SUB_G_MIN_LIMIT.	
60h	REG102FC1	7:0	Default: 0x00	Access: R/W
(102FC1h)	-	7:5	Reserved.	
	SUB_G_MIN_LIMIT[12:8]	4:0	See description of '102FC0h'.	
61h	REG102FC2	7:0	Default: 0x00	Access: R/W
(102FC2h)	SUB_G_MAX_LIMIT[7:0]	7:0	Main R max limit value 12 for	mat.
61h	REG102FC3	7:0	Default: 0x00	Access: R/W
(102FC3h)	-	7:4	Reserved.	
	SUB_G_MAX_LIMIT[11:8]	3:0	See description of '102FC2h'.	



Index (Absolute)	Mnemonic	Bit	Description	
62h	REG102FC4	7:0	Default: 0x00	Access: R/W
(102FC4h)	SUB_B_MIN_LIMIT[7:0]	7:0	Main B min limit value, s.12 format sign bit is bit-12. REG_SUB_B_MIN_SIGN = 1. MAIN_R_MIN = -SUB_B_MIN_LIMIT. REG_SUB_B_MIN_SIGN = 0. MAIN_R_MIN = SUB_B_MIN_LIMIT.	
62h	REG102FC5	7:0	Default: 0x00	Access: R/W
(102FC5h)	-	7:5	Reserved.	
	SUB_B_MIN_LIMIT[12:8]	4:0	See description of '102FC4h'.	
63h	REG102FC6	7:0	Default: 0x00	Access: R/W
(102FC6h)	SUB_B_MAX_LIMIT[7:0]	7:0	Main R max limit value 12 for	rmat.
63h	REG102FC7	7:0	Default: 0x00	Access: R/W
(102FC7h)	-	7:4	Reserved.	
	SUB_B_MAX_LIMIT[11:8]	3:0	See description of '102FC6h'.	
64h ~ 69h	-	7:0	Default: -	Access: -
(102FC8h ~ 102FD3h)	-	-	Reserved.	
•	REG102FD8	7:0	Default: 0x00	Access: R/W
(102FD8h)	RGB_COMPRESSION_MOD E[7:0]	7:0	New add function for RGB_compression.	
6Ch	REG102FD9	7:0	Default: 0x00	Access: R/W
(102FD9h)	RGB_COMPRESSION_MOD E[15:8]	7:0	See description of '102FD8h'.	
70h	REG102FE0	7:0	Default: 0x00	Access: R/W
(102FE0h)	-	7:5	Reserved.	
	FWC_SUB_EN	4		
	-	3:2	Reserved.	
	FWC_DITHER_EN	1		
	FWC_MAIN_EN	0		
70h	REG102FE1	7:0	Default: 0x00	Access: R/W
(102FE1h)	-	7:4	Reserved.	
	FWC_STRENGTH[3:0]	3:0		
71h	REG102FE2	7:0	Default: 0x00	Access: R/W
(102FE2h)	_	7:6	Reserved.	



ndex (Absolute)	Mnemonic	Bit	Description	
	FWC_SLOPE[5:0]	5:0		
1h	REG102FE3	7:0	Default: 0x00	Access: R/W
02FE3h)	FWC_CTH[7:0]	7:0		
2h	REG102FE4	7:0	Default: 0x80	Access: R/W
02FE4h)	FWC_DELTA_R[7:0]	7:0		
2h	REG102FE5	7:0	Default: 0x80	Access: R/W
02FE5h)	FWC_DELTA_R[15:8]	7:0	See description of '102FE4	h'.
h	REG102FE6	7:0	Default: 0x80	Access: R/W
02FE6h)	FWC_DELTA_R[23:16]	7:0	See description of '102FE4	h'.
3h	REG102FE7	7:0	Default: 0x80	Access: R/W
02FE7h)	FWC_DELTA_R[31:24]	7:0	See description of '102FE4h'.	
lh	REG102FE8	7:0	Default: 0x80	Access: R/W
02FE8h)	FWC_DELTA_R[39:32]	7:0	See description of '102FE4h'.	
h	REG102FE9	7:0	Default: 0x80	Access: R/W
02FE9h)	FWC_DELTA_R[47:40]	7:0	See description of '102FE4h'.	
(400EEAL)	REG102FEA	7:0	Default: 0x80	Access: R/W
	FWC_DELTA_R[55:48]	7:0	See description of '102FE4h'.	
h	REG102FEB	7:0	Default: 0x80	Access: R/W
D2FEBh)	FWC_DELTA_R[63:56]	7:0	See description of '102FE4	h'
h	REG102FEC	7:0	Default: 0x80	Access: R/W
02FECh)	FWC_DELTA_R[71:64]	7:0	See description of '102FE4	h'
h	REG102FED	7:0	Default: 0x80	Access: R/W
02FEDh)	FWC_DELTA_R[79:72]	7:0	See description of '102FE4	h'.
h	REG102FEE	7:0	Default: 0x80	Access: R/W
02FEEh)	FWC_DELTA_R[87:80]	7:0	See description of '102FE4	h'.
7h	REG102FEF	7:0	Default: 0x80	Access: R/W
02FEFh)	FWC_DELTA_R[95:88]	7:0	See description of '102FE4	h'
\h	REG102FF4	7:0	Default: 0x80	Access: R/W
02FF4h)	FWC_DELTA_B[7:0]	7:0		
ιh	REG102FF5	7:0	Default: 0x80	Access: R/W
02FF5h)	FWC_DELTA_B[15:8]	7:0	See description of '102FF4	h'.
h	REG102FF6	7:0	Default: 0x80	Access: R/W
D2FF6h)	FWC_DELTA_B[23:16]	7:0	See description of '102FF4	h'.



S_VOP Re	gister (Bank = 102F, S	Sub-b	ank = 0F)	
Index (Absolute)	Mnemonic	Bit	Description	
7Bh	REG102FF7	7:0	Default: 0x80	Access: R/W
(102FF7h)	FWC_DELTA_B[31:24]	7:0	See description of '102FF4h'.	
7Ch	REG102FF8	7:0	Default: 0x80	Access: R/W
(102FF8h)	FWC_DELTA_B[39:32]	7:0	See description of '102FF4h'.	
7Ch	REG102FF9	7:0	Default: 0x80	Access: R/W
(102FF9h)	FWC_DELTA_B[47:40]	7:0	See description of '102FF4h'.	
7Dh	REG102FFA	7:0	Default: 0x80	Access: R/W
(102FFAh)	FWC_DELTA_B[55:48]	7:0	See description of '102FF4h'.	
7Dh	REG102FFB	7:0	Default: 0x80	Access: R/W
(102FFBh)	FWC_DELTA_B[63:56]	7:0	See description of '102FF4h'.	
7Eh	REG102FFC	7:0	Default: 0x80	Access: R/W
(102FFCh)	FWC_DELTA_B[71:64]	7:0	See description of '102FF4h'.	
7Eh	REG102FFD	7:0	Default: 0x80	Access: R/W
(102FFDh)	FWC_DELTA_B[79:72]	7:0	See description of '102FF4h'.	
7Fh	REG102FFE	7:0	Default: 0x80	Access: R/W
(102FFEh)	FWC_DELTA_B[87:80]	7:0	See description of '102FF4h'.	
7Fh	REG102FFF	7:0	Default: 0x80	Access: R/W
(102FFFh)	FWC_DELTA_B[95:88]	7:0	See description of '102FF4h'.	



VOP Register (Bank = 102F, Sub-bank = 10)

VOP Regis	ster (Bank = $102F$,	Sub-ban	k = 10)	
Index (Absolute)	Mnemonic	Bit	Description	
01h	REG102F02	7:0	Default: 0x00	Access: R/W
(102F02h)	HSEND0[7:0]	7:0	20h: Recommended value (p	power on default value is 0).
01h	REG102F03	7:0	Default: 0x00	Access: R/W
(102F03h)	-	7:1	Reserved.	
	DB_MASK	0	Double buffer register mask The double buffer register is DB_LOAD.	signal. supdated when DB_MASK and
02h	REG102F04	7:0	Default: 0x00	Access: R/W
(102F04h)	VSST_10_0[7:0]	7:0	Output VSYNC start (only useful when AOVS=1). 302h: Recommended value for XGA output (power on default value is 3). 402h: Recommended value for SXGA output.	
02h	REG102F05	7:0	Default: 0x00	Access: R/W
(102F05h)	-	7:5	Reserved.	
	VSST_11	4	Output VSYNC D[11]start (only useful when AOVS=1). 302h: Recommended value for XGA output (power on default value is 3). 402h: Recommended value for SXGA output.	
	VSRU	3	VSYNC Register Usage. 0: Registers 20h - 23h are used to define output VSYNC. 1: Registers 20h and 21h are used to define No Signal VSYNC. Registers 22h and 23h are used to define minimum H total	
	VSST_10_0[10:8]	2:0	See description of '102F04h'	
03h	REG102F06	7:0	Default: 0x00	Access: R/W
(102F06h)	VSEND[7:0]	7:0	Output VSYNC END (only useful when AOVS=1). 304h: Recommended value for XGA output (power on default value is 6). 404h: Recommended value for SXGA output.	
03h	REG102F07	7:0	Default: 0x00	Access: R/W
(102F07h)	-	7:4	Reserved.	
	VSEND[11:8]	3:0	See description of '102F06h'	
04h	REG102F08	7:0	Default: 0x00	Access: R/W
(102F08h)	DEHST[7:0]	7:0	External VD Using Sync. 0: Sync is Generated from D	ata Internally.



Index (Absolute)	Mnemonic	Bit	Description	
			1: Sync from External Soul	rce.
04h	REG102F09	7:0	Default: 0x00	Access: R/W
(102F09h)	-	7:5	Reserved.	
	DEHST[12:8]	4:0	See description of '102F08	h'.
05h	REG102F0A	7:0	Default: 0x00	Access: R/W
(102F0Ah)	DEHEND[7:0]	7:0	Output DE Horizontal END 447h: Recommended value default value is 0). 547h: Recommended value	e for XGA output (power on
05h	REG102F0B	7:0	Default: 0x00	Access: R/W
(102F0Bh)	-	7:5	Reserved.	'
	DEHEND[12:8]	4:0	See description of '102F0A	h'.
06h	REG102F0C	7:0	Default: 0x00	Access: R/W
(102F0Ch)	DEVST[7:0]	7:0	Output DE Vertical Start. 00: Default value.	
(4005001-)	REG102F0D	7:0	Default: 0x00	Access: R/W
	VSTSEL	7	Vertical Start Select. 0: DEVST[10:0] is Output DE vertical start. 1: DEVST[10:0] is Scaling Image Window vertical start.	
	-	6:4	Reserved.	
	DEVST[11:8]	3:0	See description of '102F0C	h'.
07h	REG102F0E	7:0	Default: 0x00	Access: R/W
(102F0Eh)	DEVEND[7:0]	7:0	Output DE Vertical END. 2FFh: Recommended value for XGA output (power on defau value is 6). 3FFh: Recommended value for SXGA output.	
07h	REG102F0F	7:0	Default: 0x00	Access: R/W
(102F0Fh)	-	7:4	Reserved.	
	DEVEND[11:8]	3:0	See description of '102F0E	h'.
08h	REG102F10	7:0	Default: 0x00	Access: R/W
(102F10h)	SIHST[7:0]	7:0	Scaling Image window Hor 48h: Recommended value	
08h	REG102F11	7:0	Default: 0x00	Access: R/W
(102F11h)	-	7:5	Reserved.	
	SIHST[12:8]	4:0	See description of '102F10h'.	



VOP Regis	ster (Bank = 102F,	Sub-ban	k = 10)	
Index (Absolute)	Mnemonic	Bit	Description	
09h	REG102F12	7:0	Default: 0x00 Access: R/W	
(102F12h)	SIHEND[7:0]	7:0	447h: Recommended value for XGA output (power on default is 0). 547h: Recommended value for SXGA output.	
09h	REG102F13	7:0	Default: 0x00 Access: R/W	
(102F13h)	-	7:5	Reserved.	
	SIHEND[12:8]	4:0	See description of '102F12h'.	
0Ah	REG102F14	7:0	Default: 0x00 Access: R/W	
(102F14h)	SIVST[7:0]	7:0	Scaling Image window Vertical Start.	
0Ah	REG102F15	7:0	Default: 0x00 Access: R/W	
(102F15h)	-	7:4	Reserved.	
	SIVST[11:8]	3:0	See description of '102F14h'.	
0Bh	REG102F16	7:0	Default: 0x00 Access: R/W	
(102F16h)	SIVEND[7:0]	7:0	Scaling Image window Vertical END. 2FFh: Recommended value for XGA output (power on defaul value is 6). 3FFh: Recommended value for SXGA output.	
0Bh	REG102F17	7:0	Default: 0x00 Access: R/W	
(102F17h)	-	7:4	Reserved.	
	SIVEND[11:8]	3:0	See description of '102F16h'.	
0Ch	REG102F18	7:0	Default: 0x00 Access: R/W	
(102F18h)	HDTOT[7:0]	7:0	Output Horizontal Total. 53fh: Recommended value for XGA output (power on default value is 3). 697h: Recommended value for SXGA output.	
0Ch	REG102F19	7:0	Default: 0x00 Access: R/W	
(102F19h)	-	7:5	Reserved.	
	HDTOT[12:8]	4:0	See description of '102F18h'.	
0Dh	REG102F1A	7:0	Default: 0x00 Access: R/W	
(102F1Ah)	VDTOT[7:0]	7:0	Output Vertical Total. 326h: Recommended value for XGA output (power on default value is 3). 42Ah: Recommended value for SXGA output.	
0Dh	REG102F1B	7:0	Default: 0x00 Access: R/W	
(102F1Bh)	-	7:4	Reserved.	
	- L		1	



VOP Regis	ster (Bank = 102F, Sub	o-ban	k = 10)		
Index (Absolute)	Mnemonic	Bit	Description		
	VDTOT[11:8]	3:0	See description of '102F1Ah'.		
10h	REG102F20	7:0	Default: 0x00	Access: R/W	
(102F20h)	HSEND[7:0]	7:0	20h: Recommended value (p	ower on default value is 0).	
10h	REG102F21	7:0	Default: 0x4C	Access: R/W	
0: OVS		Auto Output VSYNC. 0: OVSYNC is defined automatic 1: OVSYNC is defined manual.			
	ОИТМ	6	Output Mode. 0: Mode 0. 1: Mode 1.		
	-	5:4	Reserved.		
ЕНТТ		3	Even H Total. 0: Enable, Output H Total is a 1: Disable, Output H Total is	•	
	MOD2		Mode 2. 0: Disable. 1: Enable.		
	AHRT	1	Auto H total and Read start Tuning enable. 0: Disable. 1: Enable.		
	CTRL	0	ATCTRL function enable. 0: Disable. 1: Enable.		
11h	REG102F22	7:0	Default: 0x00	Access: R/W	
(102F22h)	FPLLMD0	7	Frame PLL Mode 0.		
	SL_TUNE_EN	6	Short line tune enable.		
	AUTO_H_TOTAL_UPDATE_ EN	5	Enable update AUTO_H_TOT	AL value to H_TOTAL.	
	-	4:2	Reserved.		
	SSC_SHIFT	1	0: Enable. 1: Disable.		
	CLKDIV2_POINT_SELECT	0	0: Original. 1: New.		
11h	-	7:0	Default: -	Access: -	
(102F23h)	-	-	Reserved.	1	
12h	REG102F24	7:0	Default: 0x20	Access: R/W	



ndex (Absolute)	Mnemonic	Bit	Description	
(102F24h)	LCK_TH[7:0]	7:0	Frame PLL Lock Threshold.	
12h	REG102F25	7:0	Default: 0x08	Access: R/W
(102F25h)	LCK_TH[15:8]	7:0	See description of '102F24h'.	1
13h	-	7:0	Default: -	Access: -
(102F26h)	-	-	Reserved.	1
13h	REG102F27	7:0	Default: 0x10	Access: R/W
(102F27h)	FTNS[3:0]	7:4	Tune Frame Number of Short	t-line tune.
	-	3	Reserved.	
	PIP_REG_EN	2	PIP Register Enable.	
	-	1	Reserved.	
	NOISY_GEN	0	Noise Generator.	
14h	REG102F28	7:0	Default: 0x00	Access: R/W
102F28h)	PFLL_LMT1[7:0]	7:0	Frame PLL Limit.	
4h	REG102F29	7:0	Default: 0x00	Access: R/W
102F29h)	PFLL_LMT0[7:0]	7:0	Frame PLL Limit.	
<u> </u>	REG102F2A	7:0	Default: 0x00	Access: R/W
102F2Ah)	PFLL_LMT[7:0]	7:0	Frame PLL Limit.	
5h ~ 16h	-	7:0	Default: -	Access: -
02F2Bh ~ 02F2Ch)	-	-	Reserved.	
6h	REG102F2D	7:0	Default: 0x00	Access: R/W
02F2Dh)	-	7:1	Reserved.	
	BRC	0	Brightness function. 0: Off. 1: On.	
7h	REG102F2E	7:0	Default: 0x00	Access: RO
102F2Eh)	INTLX_VS_OFFSET[7:0]	7:0	The interlace Vsync offset.	ı
7h	REG102F2F	7:0	Default: 0x00	Access: RO
102F2Fh)	-	7:6	Reserved.	
	INTLX_VS_EN	5	Interlace Vsync enable.	
	INTLX_VS_OFFSET[12:8]	4:0	See description of '102F2Eh'.	
3h	REG102F30	7:0	Default: 0x00	Access: R/W
02F30h)	BY_STAGE_VIP[3:0]	7:4	VIP report point stage.	
	BY_STAGE_OP2[3:0]	3:0	Report point stage.	



Index (Absolute)	Mnemonic	Bit	Description	
18h	REG102F31	7:0	Default: 0x00	Access: R/W
(102F31h)	-	7:1	Reserved.	
	REP_RD_TRID	0	Report SW read trigger.	
19h	REG102F32	7:0	Default: 0x00 Access: R/W	
(102F32h)	-	7	Reserved.	
	SWBLBK	6	Sub window Blue screen co 0: Black color. 1: Blue color.	olor.
	SWBLUE	5	Sub window Blue screen control. 0: Off. 1: On.	
	-	4:3	Reserved.	
	MBD_EN	2	Main window Border Enable.	
	MBLK	1	Main window Black screen 0: Off. 1: On.	control.
	NOSC_EN	0	No Signal Color Enable.	
1Ah	REG102F34	7:0	Default: 0x00	Access: R/W
(102F34h)	FCL_G[7:0]	7:0	Frame Color - Green.	
1Ah	REG102F35	7:0	Default: 0x00	Access: R/W
(102F35h)	FCL_B[7:0]	7:0	Frame Color - Blue.	
1Bh ~ 1Bh	-	7:0	Default: -	Access: -
(102F36h ~ 102F37h)	-	-	Reserved.	
1Ch	REG102F38	7:0	Default: 0x00	Access: R/W
(102F38h)	RST_E_4_FRAME	7	Reset noise generator by f	rames enable.
	NDMD	6	Noise Dithering Method.	
	DATP	5	Dither based on Auto Phas 0: Disable. 1: Enable.	e threshold.
	DRT	4	Dither Rotate Type. 0: EOR. 1: Rotate.	
	DT3	3	Dither Type 2 control. 0: Disable dither type 2.	



Index (Absolute)	Mnemonic	Bit	Description	
			1: Enable dither type 2.	
	DT2	2	Dither Type 2.	
			· ·	ccording to input pixel value.
			1: Output data bits 2, 1 and 0 according to input pixe	
	DT1	1	Dither Type 1.	
			0: Normal.	uro aluava 00
	TDENIG		1: Output data bits 1 and 0 a	
	TDFNC	0	Tempo-Dither Frame Number 0: Tempo-dither every frame	
			1: Tempo-dither every 2 fran	
1Ch	REG102F39	7:0	Default: 0x00	Access: R/W
(102F39h)	-	7	Reserved.	
	SHORT_1LINE_DISABLE	6	1: Disable.	
			0: Enable.	
	-	5	Reserved.	
	EGWT	4	Encode Gamma Write.	
	-	3:1	Reserved.	
	OUTFRR_EN0	0	Output Free-run Enable.	
1Dh	-	7:0	Default: -	Access: -
(102F3Ah)	-	-	Reserved.	
1Dh	REG102F3B	7:0	Default: 0x07	Access: R/W
(102F3Bh)	TUNE_FIELD_IP	7	Select insert point of one fiel	d for VOP_DISP inset signal.
	-	6:0	Reserved.	
1Eh	REG102F3C	7:0	Default: 0x00	Access: R/W
(102F3Ch)	LMT_ADD_NMB[7:0]	7:0	Limit adjust Number in ACC_	FPLL mode.
1Eh	REG102F3D	7:0	Default: 0x00	Access: R/W
(102F3Dh)	FPLL_MD1	7	FPLL Mode 1.	,
	FPLL_DIS	6	FPLL Stop.	
	-	5:3	Reserved.	
	ADD_LINE_SEL	2	Select Add Line into frame or	pixel into line.
	-	1:0	Reserved.	
1Fh ~ 21h	-	7:0	Default: -	Access: -
(102F3Eh ~ 102F42h)		-	Reserved.	



Index (Absolute)	Mnemonic	Bit	Description	
21h	REG102F43	7:0	Default: 0x00	Access: R/W
(102F43h)	-	7	Reserved.	
	DOT	6	Differential Output Type. 0: Normal LVDS/RSDS ope 1: Reduced-swing LVDS/In	
	WHTS	5	White Screen (including Main window and Sub window). 0: Disable. 1: Enable.	
	BLSK	4	Black Screen (including Main window and Sub window). 0: Disable. 1: Enable.	
	REVERSE	3	REVERSE luminosity. 0: Off. 1: On.	
	-	2:0	Reserved.	
22h	-	7:0	Default: -	Access: -
(102F44h)	-	-	Reserved.	
22h	REG102F45	7:0	Default: 0x00	Access: R/W
(102F45h)	FBLALL_SET	7	Frame buffer less all set.	
	-	6:0	Reserved.	
23h	REG102F46	7:0	Default: 0x00	Access: R/W
(102F46h)	OSDCHBLEND	7	OSD Character Blending m	ode.
	-	6	Reserved.	
	NBM	5	New Blending Level. 0: Original blending level (learnsparency). 1: New blending level (BLE transparency).	
	-	4	Reserved.	
	GATP	3	Gamma Automatically On/Off based on Auto Phase value 0: Disable. 1: Enable.	
	BLENDL[2:0]	2:0	OSD alpha blending Level. 000: 12.5% transparency. 001: 25.0% transparency. 010: 37.5% transparency.	



Index (Absolute)	Mnemonic	Bit	Description	
			011: 50.0%% transparency.100: 62.5% transparency.101: 75.0% transparency.110: 87.5% transparency.111: 100% transparency.	
24h	REG102F48	7:0	Default: 0x00	Access: R/W
(102F48h)	MNS_COL[7:0]	7:0	Main Window No Signal Colo	r.
24h	REG102F49	7:0	Default: 0x00	Access: R/W
(102F49h)	MBCOL[7:0]	7:0	Main Window Border Color.	1
25h	REG102F4A	7:0	Default: 0x00	Access: R/W
(102F4Ah)	FPLL_NEW_EN	7	Select FPLL output lock point.	
	-	6:0	Reserved.	
25h	REG102F4B	7:0	Default: 0x00	Access: R/W
(102F4Bh)	GATED_LVL[1:0]	7:6	ODCLK gated level.	
	FLOCK_DL_LN[2:0]	5:3	Delay line number in Flock m	node.
	FLOCK_AH_LN[2:0]	2:0	Ahead line in Flock mode.	
	REG102F4C	7:0	Default: 0x00	Access: R/W
(102F4Ch)	CM11[7:0]	7:0	Color Matrix Coefficient 11.	
26h	REG102F4D	7:0	Default: 0x00	Access: R/W
(102F4Dh)	-	7:5	Reserved.	
	CM11[12:8]	4:0	See description of '102F4Ch'	
27h	REG102F4E	7:0	Default: 0x00	Access: R/W
(102F4Eh)	CM12[7:0]	7:0	Color Matrix Coefficient 12.	,
27h	REG102F4F	7:0	Default: 0x00	Access: R/W
(102F4Fh)	-	7:5	Reserved.	
	CM12[12:8]	4:0	See description of '102F4Eh'.	
28h	REG102F50	7:0	Default: 0x00	Access: R/W
(102F50h)	CM13[7:0]	7:0	Color Matrix Coefficient 13.	
28h	REG102F51	7:0	Default: 0x00	Access: R/W
(102F51h)	-	7:5	Reserved.	
	CM13[12:8]	4:0	See description of '102F50h'.	
29h	REG102F52	7:0	Default: 0x00	Access: R/W
(102F52h)	CM21[7:0]	7:0	Color Matrix Coefficient 21.	
29h	REG102F53	7:0	Default: 0x00	Access: R/W



Index (Absolute)	Mnemonic	Bit	Description	
(102F53h)	-	7:5	Reserved.	
	CM21[12:8]	4:0	See description of '102F52h	า'.
2Ah	REG102F54	7:0	Default: 0x00	Access: R/W
(102F54h)	CM22[7:0]	7:0	Color Matrix Coefficient 22.	
2Ah	REG102F55	7:0	Default: 0x00	Access: R/W
(102F55h)	-	7:5	Reserved.	
	CM22[12:8]	4:0	See description of '102F54h	า'.
2Bh	REG102F56	7:0	Default: 0x00	Access: R/W
(102F56h)	CM23[7:0]	7:0	Color Matrix Coefficient 23.	
2Bh	REG102F57	7:0	Default: 0x00	Access: R/W
(102F57h)	-	7:5	Reserved.	
	CM23[12:8]	4:0	See description of '102F56h	n'. _.
2Ch	REG102F58	7:0	Default: 0x00	Access: R/W
(102F58h)	CM31[7:0]	7:0	Color Matrix Coefficient 31.	
2Ch	REG102F59	7:0	Default: 0x00	Access: R/W
102F59h)	-	7:5	Reserved.	
	CM31[12:8]	4:0	See description of '102F58h'.	
2Dh	REG102F5A	7:0	Default: 0x00	Access: R/W
(102F5Ah)	CM32[7:0]	7:0	Color Matrix Coefficient 32.	
2Dh	REG102F5B	7:0	Default: 0x00	Access: R/W
(102F5Bh)	-	7:5	Reserved.	
	CM32[12:8]	4:0	See description of '102F5Al	h'.
2Eh	REG102F5C	7:0	Default: 0x00	Access: R/W
(102F5Ch)	CM33[7:0]	7:0	Color Matrix Coefficient 33.	
2Eh	REG102F5D	7:0	Default: 0x00	Access: R/W
(102F5Dh)	-	7:5	Reserved.	
	CM33[12:8]	4:0	See description of '102F5Cl	h'.
2Fh	REG102F5E	7:0	Default: 0x00	Access: R/W
(102F5Eh)	-	7	Reserved.	
	FTPS	6	Front-TPSCR. 0: Disable. 1: Enable.	
	CMRND	5	Color Matrix Rounding cont	rol



0: Disable. 1: Enable.	Index (Absolute)	Mnemonic	Bit	Description		
CMC						
0: Disable. 1: Enable. 1: Enable.						
1: Enable.		CMC	4			
- 3 Reserved. RRAN 2 Red Range. 0: 0-255. 1: -128-127. GRAN 1 Green Range. 0: 0-255.1: -128-127. BRAN 0 Blue Range. 0: 0-255. 1: -128-127. PREG102F5F 7:0 Default: 0x00 Access: R/W SSFD 7 Sub window Shift Field. 0: Shift even field. 0: Shift old field. SSLN[1:0] 6:5 Sub window Shift Line Numbers. 00: Shift 0 line between odd and even field. 10: Shift 1 line between odd and even field. 11: Shift 3 lines between odd and even field. 11: Shift 3 lines hetween odd and even field. 11: Shift odd field. MSFD 3 Main window Shift Field. 0: Shift even field. 1: Shift odd field. MSLN[2:0] 2:0 Main window Shift Line Numbers. 00: Shift even field. 1: Shift odd field. MSLN[2:0] 2:0 Main window Shift Line Numbers. 00: Shift even field. 0: Shift 2 lines between odd and even field. 00: Shift 1 line between odd and even field. 00: Shift 1 line between odd and even field. 01: Shift 1 line between odd and even field. 01: Shift 1 line between odd and even field. 01: Shift 3 lines between odd and even field. 01: Shift 1 line between odd and even field. 01: Shift 3 lines between odd and even field. 01: Shift 3 lines between odd and even field. 01: Shift 3 lines between odd and even field. 01: Shift 3 lines between odd and even field. 01: Shift 3 lines between odd and even field. 01: Shift 3 lines between odd and even field. 01: Shift 4 lines between odd and even field.						
RRAN 2 Red Range. 0: 0 - 255. 1: -128 - 127.		-	3			
0: 0 - 255. 1: -128 - 127.		RRAN				
GRAN						
D: 0-255.1: -128-127.				1: -128~127.		
BRAN 0 Blue Range. 0: 0 - 255. 1: -128 - 127.		GRAN	1			
0: 0-255. 1: -128-127.						
1: -128-127.		BRAN	0			
Part (102F5Fh) REG102F5F 7:0 Default: 0x00 Access: R/W SSFD 7 Sub window Shift Field. 0: Shift even field. 0: Shift odd field. SSLN[1:0] 6:5 Sub window Shift Line Numbers. 00: Shift 0 line between odd and even field. 10: Shift 1 line between odd and even field. 11: Shift 3 lines between odd and even field. 11: Shift 3 lines between odd and even field. 11: Insert Line when Interlace Mode. 0: Do not insert. 1: Insert. MSFD 3 Main window Shift Field. 0: Shift even field. 1: Shift odd field. MSLN[2:0] 2:0 Main window Shift Line Numbers. 000: Shift 0 line between odd and even field. 01: Shift 1 line between odd and even field. 01: Shift 1 line between odd and even field. 010: Shift 2 lines between odd and even field. 011: Shift 3 lines between odd and even field. 011: Shift 3 lines between odd and even field. 011: Shift 3 lines between odd and even field. 012: Shift 4 lines between odd and even field. 013: Shift 4 lines between odd and even field. 014: Shift 4 lines between odd and even field. 015: Shift 4 lines between odd and even field. 016: Shift 4 lines between odd and even field. 017: Shift 4 lines between odd and even field. 018: Shift 4 lines between odd and even field. 019: Shift 4 lines between odd and even field. 010: Shift 4 lines between odd and even field. 011: Shift 4 lines between odd and even field.						
SSFD This is a substitution of the state of	2Fh	RFG102F5F	7:0			
0: Shift even field. 0: Shift odd field. SSLN[1:0] 6:5 Sub window Shift Line Numbers. 00: Shift 0 line between odd and even field. 01: Shift 1 line between odd and even field. 10: Shift 2 lines between odd and even field. 11: Shift 3 lines between odd and even field. 11: Shift 3 lines between odd and even field. 11: Insert. MSFD 3 Main window Shift Field. 0: Shift even field. 1: Shift odd field. MSLN[2:0] 2:0 Main window Shift Line Numbers. 000: Shift 0 line between odd and even field. 011: Shift 1 line between odd and even field. 010: Shift 2 lines between odd and even field. 011: Shift 3 lines between odd and even field. 011: Shift 3 lines between odd and even field. 011: Shift 4 lines between odd and even field. 011: Shift 4 lines between odd and even field. 012: Shift 4 lines between odd and even field. 013: Shift 4 lines between odd and even field. 014: Shift 4 lines between odd and even field. 015: Shift 4 lines between odd and even field. 016: Shift 4 lines between odd and even field. 017: Shift 4 lines between odd and even field. 018: Shift 4 lines between odd and even field. 019: Shift 4 lines between odd and even field. 010: Shift 4 lines between odd and even field. 010: Shift 4 lines between odd and even field. 010: Shift 4 lines between odd and even field.	(102F5Fh)					
SSLN[1:0] 6:5 Sub window Shift Line Numbers. 00: Shift 0 line between odd and even field. 01: Shift 1 line between odd and even field. 10: Shift 2 lines between odd and even field. 11: Shift 3 lines between odd and even field. ILIM 4 Insert Line when Interlace Mode. 0: Do not insert. 1: Insert. MSFD 3 Main window Shift Field. 0: Shift even field. 1: Shift odd field. MSLN[2:0] 2:0 Main window Shift Line Numbers. 000: Shift 0 line between odd and even field. 001: Shift 1 line between odd and even field. 010: Shift 2 lines between odd and even field. 011: Shift 3 lines between odd and even field. 011: Shift 4 lines between odd and even field. 012: Shift 4 lines between odd and even field. 013: Shift 4 lines between odd and even field. 014: Shift 4 lines between odd and even field. 015: Shift 4 lines between odd and even field. 016: Shift 4 lines between odd and even field. 017: Shift 4 lines between odd and even field.						
00: Shift 0 line between odd and even field. 01: Shift 1 line between odd and even field. 10: Shift 2 lines between odd and even field. 11: Shift 3 lines between odd and even field. 11: Shift 3 lines between odd and even field. ILIM 4 Insert Line when Interlace Mode. 0: Do not insert. 1: Insert. MSFD 3 Main window Shift Field. 0: Shift even field. 1: Shift odd field. MSLN[2:0] 2:0 Main window Shift Line Numbers. 000: Shift 0 line between odd and even field. 001: Shift 1 line between odd and even field. 010: Shift 2 lines between odd and even field. 011: Shift 3 lines between odd and even field. 1xx: Shift 4 lines between odd and even field.				0: Shift odd field.		
O1: Shift 1 line between odd and even field. 10: Shift 2 lines between odd and even field. 11: Shift 3 lines between odd and even field. ILIM 4 Insert Line when Interlace Mode. 0: Do not insert. 1: Insert. MSFD 3 Main window Shift Field. 0: Shift even field. 1: Shift odd field. MSLN[2:0] 2:0 Main window Shift Line Numbers. 000: Shift 0 line between odd and even field. 001: Shift 1 line between odd and even field. 010: Shift 2 lines between odd and even field. 011: Shift 3 lines between odd and even field. 1xx: Shift 4 lines between odd and even field. REG102F60 7:0 Default: 0x00 Access: RO		SSLN[1:0]	6:5	00: Shift 0 line between odd and even field.01: Shift 1 line between odd and even field.		
10: Shift 2 lines between odd and even field. 11: Shift 3 lines between odd and even field. ILIM 4 Insert Line when Interlace Mode. 0: Do not insert. 1: Insert. MSFD 3 Main window Shift Field. 0: Shift even field. 1: Shift odd field. MSLN[2:0] 2:0 Main window Shift Line Numbers. 000: Shift 0 line between odd and even field. 001: Shift 1 line between odd and even field. 010: Shift 2 lines between odd and even field. 011: Shift 3 lines between odd and even field. 1xx: Shift 4 lines between odd and even field. REG102F60 7:0 Default: 0x00 Access: RO						
11: Shift 3 lines between odd and even field. ILIM 4 Insert Line when Interlace Mode. 0: Do not insert. 1: Insert. MSFD 3 Main window Shift Field. 0: Shift even field. 1: Shift odd field. MSLN[2:0] 2:0 Main window Shift Line Numbers. 000: Shift 0 line between odd and even field. 001: Shift 1 line between odd and even field. 010: Shift 2 lines between odd and even field. 011: Shift 3 lines between odd and even field. 1xx: Shift 4 lines between odd and even field. 1xx: Shift 4 lines between odd and even field.						
ILIM 4 Insert Line when Interlace Mode. 0: Do not insert. 1: Insert. MSFD 3 Main window Shift Field. 0: Shift even field. 1: Shift odd field. MSLN[2:0] 2:0 Main window Shift Line Numbers. 000: Shift 0 line between odd and even field. 001: Shift 1 line between odd and even field. 010: Shift 2 lines between odd and even field. 011: Shift 3 lines between odd and even field. 1xx: Shift 4 lines between odd and even field. REG102F60 7:0 Default: 0x00 Access: RO						
1: Insert. MSFD 3 Main window Shift Field. 0: Shift even field. 1: Shift odd field. MSLN[2:0] 2:0 Main window Shift Line Numbers. 000: Shift 0 line between odd and even field. 001: Shift 1 line between odd and even field. 010: Shift 2 lines between odd and even field. 011: Shift 3 lines between odd and even field. 1xx: Shift 4 lines between odd and even field. REG102F60 7:0 Default: 0x00 Access: RO		ILIM	4			
MSFD 3 Main window Shift Field. 0: Shift even field. 1: Shift odd field. MSLN[2:0] 2:0 Main window Shift Line Numbers. 000: Shift 0 line between odd and even field. 001: Shift 1 line between odd and even field. 010: Shift 2 lines between odd and even field. 011: Shift 3 lines between odd and even field. 1xx: Shift 4 lines between odd and even field. REG102F60 7:0 Default: 0x00 Access: RO				0: Do not insert.		
0: Shift even field. 1: Shift odd field. MSLN[2:0] 2:0 Main window Shift Line Numbers. 000: Shift 0 line between odd and even field. 001: Shift 1 line between odd and even field. 010: Shift 2 lines between odd and even field. 011: Shift 3 lines between odd and even field. 1xx: Shift 4 lines between odd and even field. REG102F60 7:0 Default: 0x00 Access: RO				1: Insert.		
1: Shift odd field. MSLN[2:0] 2:0 Main window Shift Line Numbers. 000: Shift 0 line between odd and even field. 001: Shift 1 line between odd and even field. 010: Shift 2 lines between odd and even field. 011: Shift 3 lines between odd and even field. 1xx: Shift 4 lines between odd and even field. REG102F60 7:0 Default: 0x00 Access: RO		MSFD	3			
MSLN[2:0] 2:0 Main window Shift Line Numbers. 000: Shift 0 line between odd and even field. 001: Shift 1 line between odd and even field. 010: Shift 2 lines between odd and even field. 011: Shift 3 lines between odd and even field. 1xx: Shift 4 lines between odd and even field. REG102F60 7:0 Default: 0x00 Access: RO						
000: Shift 0 line between odd and even field. 001: Shift 1 line between odd and even field. 010: Shift 2 lines between odd and even field. 011: Shift 3 lines between odd and even field. 1xx: Shift 4 lines between odd and even field. 200 REG102F60 7:0 Default: 0x00 Access: RO		MCI NICO.OI	2.0			
001: Shift 1 line between odd and even field. 010: Shift 2 lines between odd and even field. 011: Shift 3 lines between odd and even field. 1xx: Shift 4 lines between odd and even field. REG102F60 7:0 Default: 0x00 Access: RO		WSEN[2.0]	2.0			
011: Shift 3 lines between odd and even field. 1xx: Shift 4 lines between odd and even field. 30h REG102F60 7:0 Default: 0x00 Access: RO						
1xx: Shift 4 lines between odd and even field. 30h REG102F60 7:0 Default: 0x00 Access: RO				010: Shift 2 lines between odd and even field.		
30h REG102F60 7:0 Default: 0x00 Access: RO						
(4005(01))	206	DEC1025/0	7.0			
		IFVP[7:0]	7:0	Insert Fraction Vertical Position.		



Index (Absolute)	Mnemonic	Bit	Description	
30h	REG102F61	7:0	Default: 0x00	Access: RO
(102F61h)	IFVP[15:8]	7:0	See description of '102F60h'.	
31h	REG102F62	7:0	Default: 0x00	Access: RO
(102F62h)	IFRACTW[7:0]	7:0	Insert Fraction Width. PD Down value.	
31h	REG102F63	7:0	Default: 0x00	Access: RO
(102F63h)	IFRACTW[15:8]	7:0	See description of '102F62h'.	•
32h	REG102F64	7:0	Default: 0x00	Access: RO
(102F64h)	OVSSTAT[7:0]	7:0	Output Vertical Total Status. Lock status. Equal to 1 when phase error	less than 29h/2Ah.
32h	REG102F65	7:0	Default: 0x00	Access: RO
(102F65h)	-	7	Reserved.	
	OVERDESTAT	6	Output Vertical DE Status.	
	-	5:3	Reserved.	
	OVSSTAT[10:8]	2:0	See description of '102F64h'.	
33h	REG102F66	7:0	Default: 0x00	Access: R/W
(102F66h)	OHTSTAT0[7:0]	7:0	OHSTAT initial value.	
34h	REG102F68	7:0	Default: 0x00	Access: RO
(102F68h)	OHTSTAT1[7:0]	7:0	Output H Total Status.	
35h	REG102F6A	7:0	Default: 0x00	Access: R/W
(102F6Ah)	-	7:4	Reserved.	
	OHTSTAT2[3:0]	3:0	OHSTAT initial value.	
36h	REG102F6C	7:0	Default: 0x00	Access: RO
(102F6Ch)	-	7:4	Reserved.	
	OHTSTAT3[3:0]	3:0	OHSTAT initial value.	
37h	REG102F6E	7:0	Default: 0x00	Access: R/W
(102F6Eh)	FRACST0[7:0]	7:0	Fraction initial value.	
38h	REG102F70	7:0	Default: 0x00	Access: RO
(102F70h)	FRACST1[7:0]	7:0	Fraction Status.	
39h	REG102F72	7:0	Default: 0x00	Access: R/W
(102F72h)	-	7:3	Reserved.	
	FRACST2[2:0]	2:0	Fraction Status.	



Index (Absolute)	Mnemonic	Bit	Description	
3Ah	REG102F74	7:0	Default: 0x00	Access: RO
(102F74h)	-	7:3	Reserved.	
	FRACST3[2:0]	2:0	Fraction Status.	
3Bh	REG102F76	7:0	Default: 0x00	Access: R/W
(102F76h)	HTTMGN[7:0]	7:0	H Total Margin.	
3Bh	REG102F77	7:0	Default: 0x00	Access: R/W
(102F77h)	SSCMGN[7:0]	7:0	SSC Margin.	
3Ch	REG102F78	7:0	Default: 0x00	Access: R/W
(102F78h)	RSTVALUE0[7:0]	7:0	Read Start initial value.	
3Dh	REG102F7A	7:0	Default: 0x00	Access: RO
(102F7Ah)	RSTVALUE1[7:0]	7:0	Read Start Value.	
3Eh	REG102F7C	7:0	Default: 0x00	Access: R/W
(102F7Ch)	-	7:5	Reserved.	
	RSTVALUE2[4:0]	4:0	Read Start initial value.	
3Fh	REG102F7E	7:0	Default: 0x00	Access: RO
(102F7Eh)	-	7:5	Reserved.	
	RSTVALUE3[4:0]	4:0	Read Start Value.	
40h	REG102F80	7:0	Default: 0x00	Access: R/W
(102F80h)	-	7:6	Reserved.	
	FRONT_BACK	5	Set front back mode.	
	-	4:0	Reserved.	
41h	REG102F82	7:0	Default: 0x00	Access: R/W
(102F82h)	INP8	7	This bit with REG_INE_DRV3 to gamma mapping.	o enable G replace R and B fo
	ONE_DRV3	6	Gamma use G replace R and B	for gamma mapping.
	GABYP	5	By pass gamma function.	
	-	4:3	Reserved.	
	TUN_FPLL_DL_LN[2:0]	2:0	Delay line numbers of FPLL mo	ode.
41h	REG102F83	7:0	Default: 0x00	Access: R/W
(102F83h)	TSTDATA[7:0]	7:0	Reserved.	
42h	REG102F84	7:0	Default: 0x00	Access: R/W
(102F84h)	LFCOEF1[2:0]	7:5	Loop filter coefficient 1.	
	LFCOEF2[4:0]	4:0	Loop filter coefficient 2.	



Index	Mnemonic	Bit	Description	
(Absolute)				
42h	-	7:0	Default: -	Access: -
(102F85h)	-	-	Reserved.	
43h	REG102F86	7:0	Default: 0x00	Access: R/W
(102F86h)	TFRACN[7:0]	7:0	Target Fraction Number. / Frame PLL limit RK[7:0].	
45h	REG102F8A	7:0	Default: 0x00	Access: RO, R/W
(102F8Ah)	-	7	Reserved.	
	PDP_MASK_EN	6	Reserved.	
	-	5	Reserved.	
	FX_PROT	4	Frame Change Protect.	
	-	3:0	Reserved.	
45h	REG102F8B	7:0	Default: 0x40	Access: R/W
(102F8Bh)	TSTMD_REG_EN	7	Test Mode Register Enable. 0: Disable. 1: Enable.	
	-	6	Reserved.	
	SEE_DEBUG_SEL[2:0]	5:3	See Debug bus output byte enable. Bit0: DI[7:0]. Bit1: DI[15:8]. Bit2: DI[23:16].	
	-	2:0	Reserved.	
46h ~ 48h	-	7:0	Default: -	Access: -
(102F8Ch ~ 102F90h)	-	-	Reserved.	
48h	REG102F91	7:0	Default: 0x00	Access: R/W
(102F91h)	TEST_CLK_MODE	7	0: Disable. 1: Enable.	
	-	6	Reserved.	
	DDR_TEST	5	1: Select DDR 29est bus.	
	TEST_MD_D	4	1: Enable 24-bit test bus ou	tput.
	TEST_MD[3:0]	3:0	Reserved.	
49h ~ 49h	-	7:0	Default: -	Access: -
(102F92h ~ 102F93h)	-	-	Reserved.	
4Ah	REG102F94	7:0	Default: 0x00	Access: RO



Index (Absolute)	Mnemonic	Bit	Description	
(102F94h)	BOND_STS[7:0]	7:0	Reserved.	
4Bh	REG102F96	7:0	Default: 0x44	Access: R/W
(102F96h)	LP_SET0[7:0]	7:0	Output PLL Set.	
4Bh	REG102F97	7:0	Default: 0x55	Access: R/W
(102F97h)	LP_SET0[15:8]	7:0	See description of '102F96h'	
4Ch	REG102F98	7:0	Default: 0x00	Access: R/W
(102F98h)	LP_SET1[7:0]	7:0	Output PLL Set.	
50h	REG102FA0	7:0	Default: 0x00	Access: R/W
(102FA0h)	OBN10	7	10-bit Bus enable.	
	DITHER_MINUS	6	1: Enable.	
	-	5	Reserved.	
	M_GRG	4	Main window Gamma Rounding.	
	-	3:1	Reserved.	
	GCFE	0	Gamma correction function enable. 0: Off. 1: On.	
52h	REG102FA4	7:0	Default: 0x00	Access: R/W
(102FA4h)	OSD_HS_ST[7:0]	7:0	OSD new reference h start.	
52h	REG102FA5	7:0	Default: 0x00	Access: R/W
102FA5h)	OSD_NEW_REF	7	OSD new reference enable.	
	-	6:4	Reserved.	
	OSD_HS_ST[11:8]	3:0	See description of '102FA4h'	
53h	REG102FA6	7:0	Default: 0x00	Access: R/W
(102FA6h)	OSD_HS_END[7:0]	7:0	OSD new reference h end.	
53h	REG102FA7	7:0	Default: 0x00	Access: R/W
(102FA7h)	-	7:4	Reserved.	
	OSD_HS_END[11:8]	3:0	See description of '102FA6h'	
i4h	REG102FA8	7:0	Default: 0x00	Access: R/W
102FA8h)	OSD_VFDE_ST[7:0]	7:0	OSD new reference v start.	
54h	REG102FA9	7:0	Default: 0x00	Access: R/W
(102FA9h)	-	7:3	Reserved.	
	OSD_VFDE_ST[10:8]	2:0	See description of '102FA8h'	· <u> </u>
55 h	REG102FAA	7:0	Default: 0x00	Access: R/W



Index	Mnemonic	Bit	Description	
(Absolute)				
(102FAAh)	OSD_VFDE_END[7:0]	7:0	OSD new reference v end.	
55 h	REG102FAB	7:0	Default: 0x00	Access: R/W
(102FABh)	-	7:3	Reserved.	
	OSD_VFDE_END[10:8]	2:0	See description of '102FAAh'.	
56h	REG102FAC	7:0	Default: 0x00 Access: R/W	
(102FACh)	LIM_HS	7	Limit Htotal by PWM counter	enable.
	NEW_FIELD_SEL	6	Select field created method. 0: Created by Vsync and Hsync. 1: Created by VFDE.	
	SEL_OSD_AL	5	Select OSD down count index. 0: VFDE end. 1: Vsync end.	
	-	4:0	Reserved.	
57h	REG102FAE	7:0	Default: 0x00	Access: RO
(102FAEh)	REM[7:0]	7:0	Htoal Remainder value.	
(102FAFh)	REG102FAF	7:0	Default: 0x00	Access: RO
	-	7:4	Reserved.	
	REM[11:8]	3:0	See description of '102FAEh'.	
58h	REG102FB0	7:0	Default: 0x00	Access: R/W
(102FB0h)	PWM5DIV[7:0]	7:0	PWM5 CLK div factor.	
58h	REG102FB1	7:0	Default: 0x00	Access: R/W
(102FB1h)	-	7:1	Reserved.	
	PWM5DIV[8]	0	See description of '102FB0h'	
59h	REG102FB2	7:0	Default: 0x00	Access: R/W
(102FB2h)	PWM5DUTY[7:0]	7:0	PWM5 period.	
5Ah	REG102FB4	7:0	Default: 0x00	Access: R/W
(102FB4h)	TRACE_PHASE_HTOTAL[7: 0]	7:0	New Htotal for fast phase offset reduce, only active wher REG_TRACE_PHASE_EN is set to 1.	
5Ah	REG102FB5	7:0	Default: 0x00	Access: R/W
(102FB5h)	-	7:5	Reserved.	
	TRACE_PHASE_EN	4	Enable modify Htotal for fast	phase offset reduce.
	TRACE_PHASE_HTOTAL[11:8]	3:0	See description of '102FB4h'.	
64h	REG102FC8	7:0	Default: 0x07	Access: R/W



Index (Absolute)	Mnemonic	Bit	Description	
(102FC8h)	BIUCLK_DIV[7:0]	7:0	Calculate VDE ratio BIUCLK of	divider.
64h	REG102FC9	7:0	Default: 0x00	Access: R/W
(102FC9h)	-	7:1	Reserved.	
	RPT_VRATIO_EN	0	Report VDE Vtotal ratio enab	ole.
65h	REG102FCA	7:0	Default: 0x00	Access: R/W
(102FCAh)	PIP_OP2_0_REG[7:0]	7:0		
65h	REG102FCB	7:0	Default: 0x00	Access: R/W
(102FCBh)	PIP_OP2_1_REG[7:0]	7:0		
66h	REG102FCC	7:0	Default: 0x00	Access: R/W
(102FCCh)	PIP_OP2_2_REG[7:0]	7:0		
66h	REG102FCD	7:0	Default: 0x00	Access: R/W
(102FCDh)	PIP_OP2_3_REG[7:0]	7:0		
67h	REG102FCE	7:0	Default: 0x00	Access: R/W
(102FCEh)	PIP_OP2_4_REG[7:0]	7:0		
67h	REG102FCF	7:0	Default: 0x00	Access: R/W
(102FCFh)	PIP_OP2_5_REG[7:0]	7:0		
68h	REG102FD0	7:0	Default: 0x00	Access: RO
(102FD0h)	VDE_PRD_VALUE[7:0]	7:0	Input VDE PRD value.	
68h	REG102FD1	7:0	Default: 0x00	Access: RO
(102FD1h)	VDE_PRD_VALUE[15:8]	7:0	See description of '102FD0h'	
69h	REG102FD2	7:0	Default: 0x00	Access: RO
(102FD2h)	VTT_PRD_VALUE[7:0]	7:0	Input Vtt PRD value.	
69h	REG102FD3	7:0	Default: 0x00	Access: RO
(102FD3h)	VTT_PRD_VALUE[15:8]	7:0	See description of '102FD2h'	
6Ah	REG102FD4	7:0	Default: 0x00	Access: R/W
(102FD4h)	HIFRC_SROT	7	Enable HIFRC spatial rotation	າ.
	RAN[1:0]	6:5	Enable HIFRC Random noise	latch for rotation.
	F2_EN	4	Enable noise repeats 2 frame	es.
	NEW_DITH_M	3	New dither method select.	
	-	2	Reserved.	
	PSEUDO_EN_T	1	Enable dither pattern rotation	n line by line.
	PSEUDO_EN_S	0	Enable dither pattern rotation frame by frame.	
6Ah	REG102FD5	7:0	Default: 0x00	Access: R/W



Index (Absolute)	Mnemonic	Bit	Description		
(102FD5h)	-	7	Reserved.		
	OSD_HDE_SEL	6	Select OSD_HDE with VFDE : 0: OSD_HDE = HFDE. 1: OSD_HDE = HFDE & VFD		
	PSE_RST_NUM[1:0]	5:4	Frame period for dither pseu	do noise reset.	
	H_RAN_EN	3	H direction using random no	ise enable for HIFRC	
	NEW_ACBD	2	Swap HIFRC probability sequ	Swap HIFRC probability sequence.	
	OLD_HIFRC	1	Select old HIFRC dither method.		
	RAN_DIR_EN	0	Enable noise as rotate direct	Enable noise as rotate direction.	
6Ch	REG102FD8	7:0	Default: 0x00	Access: R/W	
(102FD8h)	LUT_RAM_ADDRESS[7:0]	7:0	LUT table r/w address.		
6Dh	REG102FDA	7:0	Default: 0x00	Access: R/W	
(102FDAh)	LUT_W_FLAG2	7	LUT table blue write comman	nd.	
	LUT_W_FLAG1	6	LUT table green write comm	and.	
	LUT_W_FLAG0	5	LUT table red write comman	d.	
	-	4:0	Reserved.		
6Dh	REG102FDB	7:0	Default: 0x00	Access: R/W	
(102FDBh)	LUT_R_FLAG2	7	LUT table blue read command.		
	LUT_R_FLAG1	6	LUT table green read comma	and.	
	LUT_R_FLAG0	5	LUT table red read command	d.	
	-	4:0	Reserved.		
6Eh	REG102FDC	7:0	Default: 0x00	Access: R/W	
(102FDCh)	WR_R[7:0]	7:0	Data write to R LUT SRAM.		
6Eh	REG102FDD	7:0	Default: 0x00	Access: R/W	
(102FDDh)	-	7:4	Reserved.		
	WR_R[11:8]	3:0	See description of '102FDCh'		
6Fh	REG102FDE	7:0	Default: 0x00	Access: R/W	
(102FDEh)	WR_G[7:0]	7:0	Data write to G LUT SRAM.		
6Fh	REG102FDF	7:0	Default: 0x00	Access: R/W	
(102FDFh)	-	7:4	Reserved.		
	WR_G[11:8]	3:0	See description of '102FDEh'		
70h	REG102FE0	7:0	Default: 0x00	Access: R/W	
(102FE0h)	WR_B[7:0]	7:0	Data write to B LUT SRAM.		



Index	Mnemonic	Bit	Description	
(Absolute)	DEC103EE1	7.0	Default, 0x00	Access D ////
70h (102FE1h)	REG102FE1	7:0	Default: 0x00	Access: R/W
(10212111)	- NAD D[44 0]	7:4	Reserved.	
741-	WR_B[11:8]	3:0	See description of '102FE0h'.	
71h (102FE2h)	REG102FE2	7:0	Default: 0x00	Access: RO
	RD_R[7:0]	7:0	Data read from R LUT SRAM	
71h (102FE3h)	REG102FE3	7:0	Default: 0x00	Access: RO
(102FE3II)	-	7:4	Reserved.	
	RD_R[11:8]	3:0	See description of '102FE2h'.	
72h (102554h)	REG102FE4	7:0	Default: 0x00	Access: RO
(102FE4h)	RD_G[7:0]	7:0	Data read from G LUT SRAM.	
72h	REG102FE5	7:0	Default: 0x00	Access: RO
(102FE5h)	-	7:4	Reserved.	
	RD_G[11:8]	3:0	See description of '102FE4h'.	
73h	REG102FE6	7:0	Default: 0x00	Access: RO
(102FE6h)	RD_B[7:0]	7:0	Data read from B LUT SRAM	
<u> </u>	REG102FE7	7:0	Default: 0x00	Access: RO
(102FE7h)	-	7:4	Reserved.	
	RD_B[11:8]	3:0	See description of '102FE6h'.	
74h	REG102FE8	7:0	Default: 0x00	Access: RO, R/W
(102FE8h)	-	7:4	Reserved.	
	CLR_MLOAD_TOO_SLOW	3	Clear auto mload gamma too	slow flag.
	MLOAD_TOO_SLOW	2	Auto mload gamma too slow	flag.
	AUTO_MLOAD_SWITCH	1	Enable auto mload gamma s	witch gamma table by frame.
	AUTO_MLOAD_GAMMA	0	Enable auto mload gamma fo	unction.
75h	REG102FEA	7:0	Default: 0x00	Access: R/W
(102FEAh)	MLOAD_GAMMA_BASE0[7: 0]	7:0	Gamma table base address 0.	
75h	REG102FEB	7:0	Default: 0x00	Access: R/W
(102FEBh)	MLOAD_GAMMA_BASE0[15:8]	7:0	See description of '102FEAh'	
76h	REG102FEC	7:0	Default: 0x00	Access: R/W
(102FECh)	MLOAD_GAMMA_BASE0[23:16]	7:0	See description of '102FEAh'	



Index (Absolute)	Mnemonic	Bit	Description	
77h	REG102FEE	7:0	Default: 0x00	Access: R/W
(102FEEh)	MLOAD_GAMMA_BASE1[7: 0]	7:0	Gamma table base address 1	
77h	REG102FEF	7:0	Default: 0x00	Access: R/W
(102FEFh)	MLOAD_GAMMA_BASE1[15:8]	7:0	See description of '102FEEh'.	
78h	REG102FF0	7:0	Default: 0x00	Access: R/W
(102FF0h)	MLOAD_GAMMA_BASE1[23:16]	7:0	See description of '102FEEh'.	
79h	REG102FF2	7:0	Default: 0x00	Access: R/W
(102FF2h)	MLOAD_CNT[7:0]	7:0	Load gamma table from DRAM number.	
7Ah	REG102FF4	7:0	Default: 0x00	Access: R/W
(102FF4h)	R_MAX_BASE0[7:0]	7:0	Max value for R channel gamma table 0.	
7Ah	REG102FF5	7:0	Default: 0x00	Access: R/W
(102FF5h)	-	7:4	Reserved.	
	R_MAX_BASE0[11:8]	3:0	See description of '102FF4h'.	
7Bh	REG102FF6	7:0	Default: 0x00	Access: R/W
(102FF6h)	R_MAX_BASE1[7:0]	7:0	Max value for R channel gam	ma table 1.
7Bh	REG102FF7	7:0	Default: 0x00	Access: R/W
(102FF7h)	-	7:4	Reserved.	
	R_MAX_BASE1[11:8]	3:0	See description of '102FF6h'.	
7Ch	REG102FF8	7:0	Default: 0x00	Access: R/W
(102FF8h)	G_MAX_BASE0[7:0]	7:0	Max value for G channel gam	ma table 0.
7Ch	REG102FF9	7:0	Default: 0x00	Access: R/W
(102FF9h)	-	7:4	Reserved.	
	G_MAX_BASE0[11:8]	3:0	See description of '102FF8h'.	
7Dh	REG102FFA	7:0	Default: 0x00	Access: R/W
(102FFAh)	G_MAX_BASE1[7:0]	7:0	Max value for G channel gam	ıma table 1.
7Dh	REG102FFB	7:0	Default: 0x00	Access: R/W
(102FFBh)	-	7:4	Reserved.	
	G_MAX_BASE1[11:8]	3:0	See description of '102FFAh'.	
7Eh	REG102FFC	7:0	Default: 0x00	Access: R/W
(102FFCh)	B_MAX_BASE0[7:0]	7:0	Max value for B channel gam	ma table 0.



VOP Regis	ter (Bank = 102F, Sul	b-ban	k = 10)	
Index (Absolute)	Mnemonic	Bit	Description	
7Eh	REG102FFD	7:0	Default: 0x00	Access: R/W
(102FFDh)	-	7:4	Reserved.	
	B_MAX_BASE0[11:8]	3:0	See description of '102FFCh'.	
7Fh	REG102FFE	7:0	Default: 0x00	Access: R/W
(102FFEh)	B_MAX_BASE1[7:0]	7:0	Max value for B channel gam	ma table 1.
7Fh	REG102FFF	7:0	Default: 0x00	Access: R/W
(102FFFh)	-	7:4	Reserved.	
	B_MAX_BASE1[11:8]	3:0	See description of '102FFEh'.	



SCMI Register (Bank = 102F, Sub-bank = 12)

SCMI Regi	ister (Bank = 102F, Su	ıb-ba	nk = 12)		
Index (Absolute)	Mnemonic	Bit	Description		
01h	REG102F02	7:0	Default: 0x00	Access: R/W	
(102F02h)	FBL_ONLY	7	F2 frame buffer less mode er	nable.	
	-	6	Reserved.		
	RGB_YUV444_10BIT_F2	5	F2 RGB/YUV 444 10-bit forma	at.	
	RGB_YUV444_8BIT_F2	4	F2 RGB/YUV 444 8-bit format	t.	
	MEM_MODE6_TO_7_F2	3	F2 memory data configuration 7.	from mode 6 change to mode	
	MEM_MODE5_TO_7_F2	2	F2 memory data configuration from mode 5 change to mode 7.		
	MEM_MODE5_TO_6_F2	1	F2 memory data configuration from mode 5 change to mode 6.		
	MEM_MODE5_TO_4_F2	0	F2 memory data configuration 4.	n from mode 5 change to mode	
01h	REG102F03	7:0	Default: 0x00	Access: R/W	
(102F03h)	OPM_F1_EN	7	Enable OPM F1 register.		
	MOTION_TH1_F2[2:0]	6:4	F2 Motion Threshold for normal case.		
	STILL_MODE_F2	3	F2 image freeze enable.		
	DE_INTL_MD_F2[2:0]	2:0	F2 IP memory data format.		
02h	REG102F04	7:0	Default: 0x00	Access: R/W	
(102F04h)	OPM_MEM_CONFIG_F2[3: 0]	7:4	F2 OP memory data format.		
	IPM_MEM_CONFIG_F2[3:0	3:0	F2 IP memory data format.		
02h	REG102F05	7:0	Default: 0x00	Access: R/W	
(102F05h)	CAPTURE_START_F2	7	F2 image capture start.		
	IPM_READ_OFF_F2	6	F2 force IP read request disa	ble.	
	MADI_FORCE_OFF_F2	5	F2 force MADi off.		
	MADI_FORCE_ON_F2	4	F2 force MADi on.		
	FBL_25D	3	F2 frame buffer less de-interl	ace mode.	
	-	2	Reserved.		
	OPM_CONFIG_DEFINE_F2	1	F2 OP enable define memory	data format.	
	IPM_CONFIG_DEFINE_F2	0	F2 IP enable define memory	data format.	
03h	REG102F06	7:0	Default: 0x00	Access: R/W	



Index (Absolute)	Mnemonic	Bit	Description	
(102F06h)	IPM_REQ_RST_F2	7	F2 reset IP to MIU request si	ignal.
	OPM_LINEAR_BASE_SEL_F 2	6	F2 linear mode base address	selection.
	OPM_LINEAR_EN_F2	5	F2 OP linear address enable.	
	-	4	Reserved.	
	OPM_4READ_EN_F2	3	F2 OP read 4 fields enable.	
	OPM_3READ_EN_F2	2	F2 OP read 3 fields enable.	
	OPM_2READ_EN_F2	1	F2 OP read 2 fields enable.	
	OPM_1READ_EN_F2	0	F2 OP read 1 field enable.	
03h	REG102F07	7:0	Default: 0x08	Access: R/W
(102F07h)	FRC_AUTO	7	Insert/Lock Vsync signal FRC	auto select.
	LOCK_F1	6	Insert/Lock Vsync signal lock	with F1.
	IPM_V_MIRROR_F2	5	F2 IP Vertical mirror enable.	
	IPM_H_MIRROR_F2	4	F2 IP Horizontal mirror enab	le.
ļ	FILM_HIGH_PRI_F2	3	F2 OP dot line select high priority when film mode active.	
	FILM_NOC_INVERT_F2	2	F2 OP film dot line data select.	
	DOT_LN_PON_SEL_F2	1	F2 OP MADi dot line data select.	
	YC_SWAP_EN_F2	0	F2 OP Y/C data swap enable.	
04h	REG102F08	7:0	Default: 0x00	Access: R/W
(102F08h)	3FRAME_MODE_F2	7	F2 3 frames buffer for progre	essive mode.
	-	6:4	Reserved.	
	Y8_M4_ONLY_MODE_F2	3	F2 FB store Y8/M4 only mod	e.
	Y8_ONLY_MODE_F2	2	F2 FB store Y-8bit only.	
	BOB_YMR_10_EN_F2	1	F2 10-bit Bob mode with Y n	notion.
	BOB_YMR_8_EN_F2	0	F2 8-bit Bob mode with Y mo	otion.
04h	REG102F09	7:0	Default: 0x00	Access: R/W
(102F09h)	-	7	Reserved.	
	DUMMY04_14_14	6	F2 FB store Y-8bits only.	
	IPM_444_READ_EN_F2	5	F2 IP 444 format read from	memory enable.
	IP_BYPASS_INTERLACE_FI LM_F2	4	Film-supported bypass interle	ace mode.
	IP_BYPASS_ALL_F2	3	F2 IP bypass to OPM, OPM re	ead request off.
	IP_BYPASS_INTERLACE_F2	2	F2 IP bypass to OPM, OPM in	nterlace read from MIU/IP



Index (Absolute)	Mnemonic	Bit	Description	
	IPM_Y_ONLY_W_F2	1	F2 IP write Y only.	
	IPM_Y_ONLY_R_F2	0	F2 IP read Y only.	
05h	REG102F0A	7:0	Default: 0x00	Access: R/W
(102F0Ah)	W_BANK_RST_F2	7	F2 MEMYSNC write bank res	et.
	IPM_WREQ_HPRI_SEL_F2	6	F2 IPM WREQ high priority selection. 0: IPM local priority. 1: IP2_ADJ priority.	
	FRC_FREEMD_F2	5	F2 Force output odd/even toggle when 2DDi for interlace input.	
	MIU_SELECT_F2	4	F2 access MIU0 or MIU1 select.	
	FRC_WITH_LCNT_F2	3	F2 frame rate convert dependence with IP write line count	
	W_LCNT_STATUS_SEL_F2[2:0]	2:0	F2 IP write line count status select.	
05h	REG102F0B	7:0	Default: 0x00	Access: R/W
(102F0Bh)	DUMMY05_9_15[6:0]	7:1		
	BK_FIELD_SEL_F2	0	F2 MEMYSNC FD selection.	
06h	-	7:0	Default: -	Access: -
(102F0Ch)	-	-	Reserved.	
06h	REG102F0D	7:0	Default: 0x00	Access: R/W
(102F0Dh)	RW_BANK_MAP_MSB_F2	7	F2 MSB bit of read/write ban	k mapping mode.
	OPM_RBANK_SEL_MSB_F2	6	F2 OP force read bank select	MSB.
	-	5:0	Reserved.	
07h	REG102F0E	7:0	Default: 0x88	Access: R/W
(102F0Eh)	W_VP_CNT_CLR_F2	7	F2 IP write mask field count	clear.
	W_MASK_MODE_F2[2:0]	6:4	F2 IP write mask number by	field.
	IPM_STATUS_CLR_F2	3	F2 IP status clear enable.	
	IPM_RREQ_FORCE_F2	2	F2 IP read request force ena	ble.
	IPM_RREQ_OFF_F2	1	F2 IP read request disable.	
	IPM_WREQ_OFF_F2	0	F2 IP write request disable.	_
07h	REG102F0F	7:0	Default: 0x40	Access: R/W
(102F0Fh)	RW_BANK_MAP_F2[2:0]	7:5	F2 read/write bank mapping	mode.
	BK_FIELD_INV_F2	4	F2 read/write bank inverse.	
	OPM_RBANK_FORCE_F2	3	F2 OP force read bank enabl	e
	OPM_RBANK_SEL_F2[2:0]	2:0	F2 OP force read bank select	•



SCMI Regi	ister (Bank = 102F, Su	ıb-ba	nk = 12)	
Index (Absolute)	Mnemonic	Bit	Description	
08h	REG102F10	7:0	Default: 0x00	Access: R/W
(102F10h)	IPM_BASE_ADDR0_F2[7:0]	7:0	F2 IP frame buffer base addr	ess 0.
08h	REG102F11	7:0	Default: 0x00	Access: R/W
(102F11h)	IPM_BASE_ADDR0_F2[15: 8]	7:0	See description of '102F10h'.	
09h	REG102F12	7:0	Default: 0x00	Access: R/W
(102F12h)	IPM_BASE_ADDR0_F2[23: 16]	7:0	See description of '102F10h'.	
09h	REG102F13	7:0	Default: 0x00	Access: R/W
(102F13h)	-	7:1	Reserved.	
	IPM_BASE_ADDR0_F2[24]	0	See description of '102F10h'.	
0Eh	REG102F1C	7:0	Default: 0x00	Access: R/W
(102F1Ch)	IPM_OFFSET_F2[7:0]	7:0	F2 IP frame buffer line offset	(pixel unit).
0Eh	REG102F1D	7:0	Default: 0x00	Access: R/W
(102F1Dh)	-	7:5	Reserved.	
	IPM_OFFSET_F2[12:8]	4:0	See description of '102F1Ch'.	
0Fh	REG102F1E	7:0	Default: 0x00	Access: R/W
(102F1Eh)	IPM_FETCH_NUM_F2[7:0]	7:0	F2 IP fetch pixel number of o	ne line.
0Fh	REG102F1F	7:0	Default: 0x00	Access: R/W
(102F1Fh)	-	7:5	Reserved.	
	IPM_FETCH_NUM_F2[12:8	4:0	See description of '102F1Eh'.	
10h	REG102F20	7:0	Default: 0x00	Access: R/W
(102F20h)	OPM_BASE_ADDR0_F2[7:0	7:0	F2 OP frame buffer base add	ress 0.
10h	REG102F21	7:0	Default: 0x00	Access: R/W
(102F21h)	OPM_BASE_ADDR0_F2[15: 8]	7:0	See description of '102F20h'.	
11h	REG102F22	7:0	Default: 0x00	Access: R/W
(102F22h)	OPM_BASE_ADDR0_F2[23: 16]	7:0	See description of '102F20h'.	
11h	REG102F23	7:0	Default: 0x00	Access: R/W
(102F23h)	-	7:1	Reserved.	
	OPM_BASE_ADDR0_F2[24]	0	See description of '102F20h'.	



Index (Absolute)	Mnemonic	Bit	Description	
12h	REG102F24	7:0	Default: 0x00	Access: R/W
(102F24h)	OPM_BASE_ADDR1_F2[7:0	7:0	F2 OP frame buffer base add	ress 1.
12h	REG102F25	7:0	Default: 0x00	Access: R/W
(102F25h)	OPM_BASE_ADDR1_F2[15: 8]	7:0	See description of '102F24h'.	
13h	REG102F26	7:0	Default: 0x00	Access: R/W
(102F26h)	OPM_BASE_ADDR1_F2[23: 16]	7:0	See description of '102F24h'.	
13h	REG102F27	7:0	Default: 0x00	Access: R/W
(102F27h)	-	7:1	Reserved.	
	OPM_BASE_ADDR1_F2[24]	0	See description of '102F24h'.	
14h ~ 14h	-	7:0	Default: -	Access: -
(102F28h ~ 102F29h)	-	-	Reserved.	
16h	REG102F2C	7:0	Default: 0x00	Access: R/W
(102F2Ch)	OPM_OFFSET_F2[7:0]	7:0	F2 OP frame buffer line offset (pixel unit).	
16h	REG102F2D	7:0	Default: 0x00	Access: R/W
(102F2Dh)	-	7:5	Reserved.	
	OPM_OFFSET_F2[12:8]	4:0	See description of '102F2Ch'.	
17h	REG102F2E	7:0	Default: 0x00	Access: R/W
(102F2Eh)	OPM_FETCH_NUM_F2[7:0]	7:0	F2 OP fetch pixel number of	one line.
17h	REG102F2F	7:0	Default: 0x00	Access: R/W
(102F2Fh)	-	7:4	Reserved.	
	OPM_FETCH_NUM_F2[11:8]	3:0	See description of '102F2Eh'.	
18h	REG102F30	7:0	Default: 0x00	Access: R/W
(102F30h)	IPM_VCNT_LIMIT_NUM_F2 [7:0]	7:0	F2 IP line count limit number	for frame buffer write
18h	REG102F31	7:0	Default: 0x00	Access: R/W
(102F31h)	IPM_VCNT_LIMIT_EN_F2	7	F2 IP line count limit enable.	
	-	6:5	Reserved.	
	IPM_VCNT_LIMIT_NUM_F2 [12:8]	4:0	See description of '102F30h'.	



		B.:-	5	
Index (Absolute)	Mnemonic	Bit	Description	
19h	REG102F32	7:0	Default: 0x04	Access: R/W
(102F32h)	-	7:5	Reserved.	
	FIELD_NUM_F2[4:0]	4:0	F2 field number.	
19h	REG102F33	7:0	Default: 0x10	Access: R/W
(102F33h)	OPM_FIELD_NUM_DEFINE _F2	7	Enable OPM F2 field number define.	
	OPM_FIELD_NUM_F2[4:0]	6:2	OPM F2 field number.	
	OPM_8READ_EN_F2	1	F2 OPM 8 read mode enable.	
	OPM_6READ_EN_F2	0	F2 OPM 6 read mode enable.	
1Ah	REG102F34	7:0	Default: 0x00	Access: R/W
(102F34h)	IPM_W_LIMIT_ADR_F2[7:0	7:0	F2 IP write limit address.	
1Ah	REG102F35	7:0	Default: 0x00	Access: R/W
(102F35h)	IPM_W_LIMIT_ADR_F2[15: 8]	7:0	See description of '102F34h'.	
(102F36h)	REG102F36	7:0	Default: 0x00	Access: R/W
	IPM_W_LIMIT_ADR_F2[23: 16]	7:0	See description of '102F34h'.	
1Bh	REG102F37	7:0	Default: 0x00	Access: R/W
(102F37h)	IPM_W_LIMIT_EN_F2	7	F2 IP write limit enable.	
	IPM_W_LIMIT_MIN_F2	6	F2 IP write limit flag.	
			0: maximum. 1: minimum.	
	-	5:1	Reserved.	
	IPM_W_LIMIT_ADR_F2[24]	0	See description of '102F34h'.	
1Ch	REG102F38	7:0	Default: 0x00	Access: R/W
(102F38h)	SW_HMIR_OFFSET_F2[7:0	7:0	F2 IP H mirror line offset.	
1Ch	REG102F39	7:0	Default: 0x00	Access: R/W
(102F39h)	SW_HMIR_OFFSET_EN_F2	7	F2 IP H mirror line offset soft	ware setting enable.
	SW_HMIR_OFFSET_F2[14: 8]	6:0	See description of '102F38h'.	
1Dh ~ 1Fh	-	7:0	Default: -	Access: -



Index (Absolute)	Mnemonic	Bit	Description	
(102F3Ah ~ 102F3Fh)	-	-	Reserved.	
20h	REG102F40	7:0	Default: 0x10	Access: R/W
(102F40h)	IPM_RREQ_THRD_F2[7:0]	7:0	F2 IP FIFO threshold for read	request.
20h	REG102F41	7:0	Default: 0x10	Access: R/W
(102F41h)	IPM_RREQ_HPRI_F2[7:0]	7:0	F2 IP high priority threshold t	for read request.
21h	REG102F42	7:0	Default: 0x10	Access: R/W
(102F42h)	IPM_WREQ_THRD_F2[7:0]	7:0	F2 IP FIFO threshold for write	e request.
21h	REG102F43	7:0	Default: 0x10	Access: R/W
(102F43h)	IPM_WREQ_HPRI_F2[7:0]	7:0	F2 IP high priority threshold t	for write request.
22h	REG102F44	7:0	Default: 0x10	Access: R/W
(102F44h)	IPM_RREQ_MAX_F2[7:0]	7:0	F2 IP read request max numb	per.
22h	REG102F45	7:0	Default: 0x10	Access: R/W
(102F45h)	IPM_WREQ_MAX_F2[7:0]	7:0	F2 IP write request max num	ber.
23h	REG102F46	7:0	Default: 0x10	Access: R/W
(102F46h)	OPM_RREQ_THRD[7:0]	7:0	OP FIFO threshold for read re	equest.
23h	REG102F47	7:0	Default: 0x10	Access: R/W
(102F47h)	OPM_RREQ_HPRI[7:0]	7:0	OP high priority threshold for	read request.
24h	REG102F48	7:0	Default: 0x20	Access: R/W
(102F48h)	OPM_RREQ_MAX[7:0]	7:0	OP read request max number	·
24h	REG102F49	7:0	Default: 0x00	Access: R/W
(102F49h)	OPM_LBUF_LEN_EN	7	OP define line buffer length e	enable.
	OPM_LBUF_LENGTH[6:0]	6:0	OP line buffer length for men	nory data read.
25h	REG102F4A	7:0	Default: 0x28	Access: R/W
102F4Ah)	IPM_RFIFO_DEPTH_F2[7:0	7:0	F2 IP line buffer length for m	emory data read.
25h	REG102F4B	7:0	Default: 0x28	Access: R/W
(102F4Bh)	IPM_WFIFO_DEPTH_F2[7: 0]	7:0	F2 IP line buffer length for m	emory data write.
26h	REG102F4C	7:0	Default: 0x00	Access: R/W
(102F4Ch)	OPM_FLOW_CTRL_CNT[7: 0]	7:0	OP request flow control coun	t.
2Ch	REG102F58	7:0	Default: 0x12	Access: R/W
(102F58h)	-	7:5	Reserved.	•



Index (Absolute)	Mnemonic	Bit	Description	
	OPM_PRE_DELTA_0_F2[4: 0]	4:0	F2 OP previous data rbank d rbank at real line case.	ifference between current data
2Ch	REG102F59	7:0	Default: 0x02	Access: R/W
(102F59h)	-	7:5	Reserved.	
	OPM_PRE_DELTA_1_F2[4: 0]	4:0	F2 OP previous data rbank d rbank at dot line and NOCO of	ifference between current data case.
2Dh	REG102F5A	7:0	Default: 0x12	Access: R/W
(102F5Ah)	-	7:5	Reserved.	
	OPM_PRE_DELTA_2_F2[4: 0]	4:0	F2 OP previous data rbank difference between current datarbank at dot line and NOC1 case.	
2Eh	REG102F5C	7:0	Default: 0x14	Access: R/W
(102F5Ch)	-	7:5	Reserved.	
	OPM_EXT_DELTA_0_F2[4: 0]	4:0	F2 OP extend data rbank diff rbank at real line case.	ference between current data
2Eh	REG102F5D	7:0	Default: 0x12	Access: R/W
(102F5Dh)	-	7:5	Reserved.	
	OPM_EXT_DELTA_1_F2[4: 0]	4:0	F2 OP extend data rbank difference between current data rbank at dot line and NOC0 case.	
2Fh	REG102F5E	7:0	Default: 0x14	Access: R/W
(102F5Eh)	-	7:5	Reserved.	
	OPM_EXT_DELTA_2_F2[4: 0]	4:0	F2 OP extend data rbank diff rbank at dot line and NOC1 of	ference between current data case.
30h	REG102F60	7:0	Default: 0x00	Access: R/W
(102F60h)	-	7:2	Reserved.	
	IPM_3D_SBS_FORCE_EN_F 2	1	F2 IPM 3D side by side input	enable.
	IPM_3D_EN_F2	0	F2 IPM 3D input enable.	
31h ~ 33h	-	7:0	Default: -	Access: -
(102F62h ~ 102F67h)	-	-	Reserved.	
34h	REG102F68	7:0	Default: 0x00	Access: R/W
(102F68h)	DUMMY34_7_7	7	HDMI 3D OPM side by side re	ead using PIP.
	-	6:0	Reserved.	
35h	REG102F6A	7:0	Default: 0x00	Access: RO



Index (Absolute)	Mnemonic	Bit	Description	
(102F6Ah)	STATUS_READ_35_F2[7:0]	7:0	F2 status read out for debug.	
35h	REG102F6B	7:0	Default: 0x00	Access: RO
(102F6Bh)	STATUS_READ_35_F2[15:8]	7:0	See description of '102F6Ah'.	1
36h	REG102F6C	7:0	Default: 0x00	Access: RO
(102F6Ch)	STATUS_READ_36_F2[7:0]	7:0	F2 status read out for debug.	
36h	REG102F6D	7:0	Default: 0x00	Access: RO
(102F6Dh)	STATUS_READ_36_F2[15:8	7:0	See description of '102F6Ch'.	
38h	REG102F70	7:0	Default: 0x00	Access: RO
(102F70h)	STATUS_READ_38_F2[7:0]	7:0	F2 status read out for debug.	
38h	REG102F71	7:0	Default: 0x00	Access: RO
(102F71h)	STATUS_READ_38_F2[15:8	7:0	See description of '102F70h'.	
39h	REG102F72	7:0	Default: 0x00	Access: RO
(102F72h)	STATUS_READ_39_F2[7:0]	7:0	F2 status read out for debug.	
-	REG102F73	7:0	Default: 0x00	Access: RO
(102F73h)	STATUS_READ_39_F2[15:8	7:0	See description of '102F72h'.	
3Ah	REG102F74	7:0	Default: 0x00	Access: RO
(102F74h)	STATUS_READ_3A_F2[7:0]	7:0	F2 status read out for debug.	
3Ah	REG102F75	7:0	Default: 0x00	Access: RO
(102F75h)	STATUS_READ_3A_F2[15: 8]	7:0	See description of '102F74h'.	
3Bh	REG102F76	7:0	Default: 0x00	Access: RO
(102F76h)	STATUS_READ_3B_F2[7:0]	7:0	F2 status read out for debug.	
3Bh	REG102F77	7:0	Default: 0x00	Access: RO
(102F77h)	STATUS_READ_3B_F2[15: 8]	7:0	See description of '102F76h'.	
3Ch	REG102F78	7:0	Default: 0x00	Access: RO
(102F78h)	STATUS_READ_3C_F2[7:0]	7:0	F2 status read out for debug.	
3Ch	REG102F79	7:0	Default: 0x00	Access: RO
(102F79h)	STATUS_READ_3C_F2[15: 8]	7:0	See description of '102F78h'.	



Index	Mnemonic	Bit	Description	
(Absolute)				
3Dh	REG102F7A	7:0	Default: 0x00	Access: RO
(102F7Ah)	STATUS_READ_3D_F2[7:0]	7:0	F2 status read out for debug.	
3Dh	REG102F7B	7:0	Default: 0x00	Access: RO
(102F7Bh)	STATUS_READ_3D_F2[15: 8]	7:0	See description of '102F7Ah'.	
3Eh	REG102F7C	7:0	Default: 0x00	Access: RO
(102F7Ch)	STATUS_READ_3E_F2[7:0]	7:0	F2 status read out for debug.	
3Eh	REG102F7D	7:0	Default: 0x00	Access: RO
(102F7Dh)	STATUS_READ_3E_F2[15:8]	7:0	See description of '102F7Ch'.	
40h	REG102F80	7:0	Default: 0x08	Access: R/W
(102F80h)	DUMMY40_4_15[3:0]	7:4		
	UPDATE_MEM_CONFIG_EN	3	Update memory format enab	le.
	-	2	Reserved.	
	IPM_REG_DBF_EN_F2	1	F2 Register latch with input V sync enable.	
	OPM_REG_DBF_EN	0	Register latch with output V sync enable.	
40h	REG102F81	7:0	Default: 0x00	Access: R/W
(102F81h)	DUMMY40_4_15[11:4]	7:0	See description of '102F80h'.	
41h	REG102F82	7:0	Default: 0x00	Access: R/W
(102F82h)	DUMMY41_7_6[1:0]	7:6		
	-	5:0	Reserved.	
42h	REG102F85	7:0	Default: 0x00	Access: R/W
(102F85h)	-	7:6	Reserved.	
	MADI_FORCE_OFF_F1	5	F1 force MADi off.	
	MADI_FORCE_ON_F1	4	F1 force MADi on.	
	-	3:0	Reserved.	
43h	REG102F86	7:0	Default: 0x00	Access: R/W
(102F86h)	-	7:4	Reserved.	
	OPM_4READ_EN_F1	3	F1 OP read 4 fields enable.	
	OPM_3READ_EN_F1	2	F1 OP read 3 fields enable.	
	OPM_2READ_EN_F1	1	F1 OP read 2 fields enable.	
	OPM_1READ_EN_F1	0	F1 OP read 1 field enable.	
43h	REG102F87	7:0	Default: 0x08	Access: R/W



Index (Absolute)	Mnemonic	Bit	Description	
(102F87h)	-	7:4	Reserved.	
	FILM_HIGH_PRI_F1	3	F1 OP dot line select high price	ority when film mode active.
	FILM_NOC_INVERT_F1	2	F1 OP film dot line data selec	t.
	DOT_LN_PON_SEL_F1	1	F1 OP MADi dot line data select.	
	-	0	Reserved.	
44h	REG102F88	7:0	Default: 0x00	Access: R/W
(102F88h)	2F88h) - 7:4 Reserved. DUMMY44_2_3[1:0] 3:2			
	-	1:0	Reserved.	
45h	REG102F8B	7:0	Default: 0x00	Access: R/W
(102F8Bh)	DUMMY45_9_15[6:0]	7:1		
	-	0	Reserved.	
46h	REG102F8C	7:0	Default: 0x00	Access: R/W
(102F8Ch)	DUMMY46_0_7[7:0]	7:0		
50h	REG102FA0	7:0	Default: 0x00	Access: R/W
(102FA0h)	OPM_BASE_ADDR0_F1[7:0	7:0	F1 OP frame buffer base add	ress 0.
50h	REG102FA1	7:0	Default: 0x00	Access: R/W
(102FA1h)	OPM_BASE_ADDR0_F1[15: 8]	7:0	See description of '102FA0h'.	
51h	REG102FA2	7:0	Default: 0x00	Access: R/W
(102FA2h)	OPM_BASE_ADDR0_F1[23: 16]	7:0	See description of '102FA0h'.	
51h	REG102FA3	7:0	Default: 0x00	Access: R/W
(102FA3h)	-	7:1	Reserved.	
	OPM_BASE_ADDR0_F1[24]	0	See description of '102FA0h'.	
52h	REG102FA4	7:0	Default: 0x00	Access: R/W
(102FA4h)	OPM_BASE_ADDR1_F1[7:0	7:0	F1 OP frame buffer base add	ress 1.
52h	REG102FA5	7:0	Default: 0x00	Access: R/W
(102FA5h)	OPM_BASE_ADDR1_F1[15: 8]	7:0	See description of '102FA4h'.	
53h	REG102FA6	7:0	Default: 0x00	Access: R/W
(102FA6h)	OPM_BASE_ADDR1_F1[23:	7:0	See description of '102FA4h'.	



Index	Mnemonic	Bit	Description	
(Absolute)				
	16]			
53h	REG102FA7	7:0	Default: 0x00	Access: R/W
(102FA7h)	-	7:1	Reserved.	
	OPM_BASE_ADDR1_F1[24]	0	See description of '102FA4h'	
54h	REG102FA8	7:0	Default: 0x00	Access: R/W
(102FA8h)	OPM_MWE_OFFSET_F1[7: 0]	7:0	F1 OP demo mode pixel offs	et (pixel unit).
54h	REG102FA9	7:0	Default: 0x00	Access: R/W
(102FA9h)	-	7:4	Reserved.	
	OPM_MWE_OFFSET_F1[11:8]	3:0	See description of '102FA8h'	
56h	REG102FAC	7:0	Default: 0x00	Access: R/W
(102FACh)	OPM_OFFSET_F1[7:0]	7:0	F1 OP frame buffer line offset (pixel unit).	
56h	REG102FAD	7:0	Default: 0x00	Access: R/W
(102FADh)	-	7:5	Reserved.	
	OPM_OFFSET_F1[12:8]	4:0	See description of '102FACh'	
	REG102FAE	7:0	Default: 0x00	Access: R/W
(102FAEh)	OPM_FETCH_NUM_F1[7:0]	7:0	F1 OP fetch pixel number of	one line.
57h	REG102FAF	7:0	Default: 0x00	Access: R/W
(102FAFh)	-	7:4	Reserved.	
	OPM_FETCH_NUM_F1[11:8]	3:0	See description of '102FAEh'	
59h	REG102FB3	7:0	Default: 0x00	Access: R/W
(102FB3h)	-	7:2	Reserved.	
	OPM_8READ_EN_F1	1	F1 OPM 8read mode enable.	
	OPM_6READ_EN_F1	0	F1 OPM 6read mode enable.	
5Eh ~ 5Fh	-	7:0	Default: -	Access: -
(102FBCh ~ 102FBFh)	-	-	Reserved.	,
66h	REG102FCD	7:0	Default: 0x00	Access: R/W
(102FCDh)	DUMMY66_13_15[2:0]	7:5		
	-	4:0	Reserved.	
67h	REG102FCE	7:0	Default: 0x00	Access: R/W
(102FCEh)	DUMMY67_4_15[3:0]	7:4		



SCMI Regi	ister (Bank = 102F, Su	ıb-ba	nk = 12)	
Index (Absolute)	Mnemonic	Bit	Description	
	-	3:0	Reserved.	
67h	REG102FCF	7:0	Default: 0x00	Access: R/W
(102FCFh)	DUMMY67_4_15[11:4]	7:0	See description of '102FCEh'.	
6Ch	REG102FD8	7:0	Default: 0x12	Access: R/W
(102FD8h)	-	7:5	Reserved.	
	OPM_PRE_DELTA_0_F1[4: 0]	4:0	F1 OP previous data rbank di rbank at real line case.	fference between current data
6Ch	REG102FD9	7:0	Default: 0x02	Access: R/W
(102FD9h)	-	7:5	Reserved.	
	OPM_PRE_DELTA_1_F1[4: 0]	4:0	F1 OP previous data rbank di rbank at dot line and NOCO c	fference between current data ase.
6Dh	REG102FDA	7:0	Default: 0x12	Access: R/W
(102FDAh)	-	7:5	Reserved.	
	OPM_PRE_DELTA_2_F1[4: 0]	4:0	F1 OP previous data rbank difference between cur rbank at dot line and NOC1 case.	
6Eh (102FDCh)	REG102FDC	7:0	Default: 0x14	Access: R/W
	-	7:5	Reserved.	
	OPM_EXT_DELTA_0_F1[4: 0]	4:0	F1 OP extend data rbank difference between current data rbank at real line case.	
6Eh	REG102FDD	7:0	Default: 0x12	Access: R/W
(102FDDh)	-	7:5	Reserved.	
	OPM_EXT_DELTA_1_F1[4: 0]	4:0	F1 OP extend data rbank difference between current data rbank at dot line and NOC0 case.	
6Fh	REG102FDE	7:0	Default: 0x14	Access: R/W
(102FDEh)	-	7:5	Reserved.	
	OPM_EXT_DELTA_2_F1[4: 0]	4:0	F1 OP extend data rbank diff rbank at dot line and NOC1 c	
70h ~ 73h	-	7:0	Default: -	Access: -
(102FE0h ~				
74h	REG102FE8	7:0	Default: 0x00	Access: R/W
(102FE8h)	DUMMY74_7_7	7		
	-	6:0	Reserved.	
7Dh	REG102FFA	7:0	Default: 0x00	Access: RO



SCMI Regi	ister (Bank = 102F, Su	ıb-baı	nk = 12)	
Index (Absolute)	Mnemonic	Bit	Description	
(102FFAh)	STATUS_READ_7D_F1[7:0]	7:0	F1 status read out for debug.	
7Dh	REG102FFB	7:0	Default: 0x00	Access: RO
(102FFBh)	STATUS_READ_7D_F1[15: 8]	7:0	See description of '102FFAh'.	
7Eh	REG102FFC	7:0	Default: 0x00	Access: RO
(102FFCh)	STATUS_READ_7E_F1[7:0]	7:0	F1 status read out for debug.	
7Eh	REG102FFD	7:0	Default: 0x00	Access: RO
(102FFDh)	STATUS_READ_7E_F1[15:8]	7:0	See description of '102FFCh'.	
7Fh	REG102FFE	7:0	Default: 0x00	Access: RO
(102FFEh)	STATUS_READ_7F_F1[7:0]	7:0	F1 status read out for debug.	
7Fh	REG102FFF	7:0	Default: 0x00	Access: RO
(102FFFh)	STATUS_READ_7F_F1[15:8]	7:0	See description of '102FFEh'.	



SCMI_SUB Register (Bank = 102F, Sub-bank = 12)

SCMI_SUB	Register (Bank = 10	2F, Su	ıb-bank = 12)	
Index (Absolute)	Mnemonic	Bit	Description	
40h ~ 44h	-	7:0	Default: -	Access: -
(102F80h ~ 102F89h)	-	-	Reserved.	
45h	REG102F8A	7:0	Default: 0x00	Access: R/W
(102F8Ah)	W_BANK_RST_F1	7	F1 MEMYSNC write bank reset.	
	IPM_WREQ_HPRI_SEL_F1	6	F1 IPM WREQ high priority selection. 0: IPM local priority. 1: IP2_ADJ priority.	
	-	5:0	Reserved.	
45h	REG102F8B	7:0	Default: 0x00	Access: R/W
(102F8Bh)	-	7:1	Reserved.	
	BK_FIELD_SEL_F1	0	F2 MEMYSNC FD selection.	
46h ~ 7Ch	-	7:0	Default: -	Access: -
(102F8Dh ~ 102FF9h)	-	-	Reserved.	



ACE Register (Bank = 102F, Sub-bank = 18)

ACE Regis	ter (Bank = 102F, Su	b-banl	c = 18)	
Index (Absolute)	Mnemonic	Bit	Description	
10h	REG102F20	7:0	Default: 0x00	Access: R/W
(102F20h)	MAIN_FCC_8T_EN	7	Main window FCC region 8 er	nable.
	MAIN_FCC_7T_EN	6	Main window FCC region 7 er	nable.
	MAIN_FCC_6T_EN	5	Main window FCC region 6 er	nable.
	MAIN_FCC_5T_EN	4	Main window FCC region 5 enable.	
	MAIN_FCC_4T_EN	3	Main window FCC region 4 enable.	
	MAIN_FCC_3T_EN	2	Main window FCC region 3 er	nable.
	MAIN_FCC_2T_EN	1	Main window FCC region 2 er	nable.
	MAIN_FCC_1T_EN	0	Main window FCC region 1 er	nable.
10h	REG102F21	7:0	Default: 0x00	Access: R/W
(102F21h)	-	7	Reserved.	
	FCC_DITHER_EN	6	FCC dither bit enable.	
	FCC_RESERVED_1[4:0]	5:1	Reserved.	
	MAIN_FCC_9T_EN	0	Main window FCC window 9 enable.	
11h	REG102F22	7:0	Default: 0x00	Access: R/W
(102F22h)	SUB_FCC_8T_EN	7	Sub window FCC region 8 enable.	
	SUB_FCC_7T_EN	6	Sub window FCC region 7 enable.	
	SUB_FCC_6T_EN	5	Sub window FCC region 6 en	able.
	SUB_FCC_5T_EN	4	Sub window FCC region 5 en	able.
	SUB_FCC_4T_EN	3	Sub window FCC region 4 en	able.
	SUB_FCC_3T_EN	2	Sub window FCC region 3 en	able.
	SUB_FCC_2T_EN	1	Sub window FCC region 2 en	able.
	SUB_FCC_1T_EN	0	Sub window FCC region 1 en	able.
11h	REG102F23	7:0	Default: 0x00	Access: R/W
(102F23h)	-	7:1	Reserved.	
	SUB_FCC_9T_EN	0	Sub window FCC region 9 en	able.
18h	REG102F30	7:0	Default: 0x00	Access: R/W
(102F30h)	FCC_CB_T1[7:0]	7:0	FCC region 1 Cb target.	
18h	REG102F31	7:0	Default: 0x00	Access: R/W
(102F31h)	FCC_CR_T1[7:0]	7:0	FCC region 1 Cr target.	
19h	REG102F32	7:0	Default: 0x00	Access: R/W
(102F32h)	FCC_CB_T2[7:0]	7:0	FCC region 2 Cb target.	



Index (Absolute)	Mnemonic	Bit	Description	
19h	REG102F33	7:0	Default: 0x00	Access: R/W
(102F33h)	FCC_CR_T2[7:0]	7:0	FCC region 2 Cr target.	
1Ah	REG102F34	7:0	Default: 0x00	Access: R/W
(102F34h)	FCC_CB_T3[7:0]	7:0	FCC region 3 Cb target.	
1Ah	REG102F35	7:0	Default: 0x00	Access: R/W
(102F35h)	FCC_CR_T3[7:0]	7:0	FCC region 3 Cr target.	
1Bh	REG102F36	7:0	Default: 0x00	Access: R/W
(102F36h)	FCC_CB_T4[7:0]	7:0	FCC region 4 Cb target.	
1Bh	REG102F37	7:0	Default: 0x00	Access: R/W
(102F37h)	FCC_CR_T4[7:0]	7:0	FCC region 4 Cr target.	
1Ch	REG102F38	7:0	Default: 0x00	Access: R/W
(102F38h)	FCC_CB_T5[7:0]	7:0	FCC region 5 Cb target.	
1Ch	REG102F39	7:0	Default: 0x00	Access: R/W
(102F39h)	FCC_CR_T5[7:0]	7:0	FCC region 5 Cr target.	
1Dh	REG102F3A	7:0	Default: 0x00	Access: R/W
(102F3Ah)	FCC_CB_T6[7:0]	7:0	FCC region 6 Cb target.	
1Dh	REG102F3B	7:0	Default: 0x00	Access: R/W
(102F3Bh)	FCC_CR_T6[7:0]	7:0	FCC region 6 Cr target.	
1Eh	REG102F3C	7:0	Default: 0x00	Access: R/W
(102F3Ch)	FCC_CB_T7[7:0]	7:0	FCC region 7 Cb target.	
1Eh	REG102F3D	7:0	Default: 0x00	Access: R/W
(102F3Dh)	FCC_CR_T7[7:0]	7:0	FCC region 7 Cr target.	
1Fh	REG102F3E	7:0	Default: 0x00	Access: R/W
(102F3Eh)	FCC_CB_T8[7:0]	7:0	FCC region 8 Cb target.	
1Fh	REG102F3F	7:0	Default: 0x00	Access: R/W
(102F3Fh)	FCC_CR_T8[7:0]	7:0	FCC region 8 Cr target.	
20h	REG102F40	7:0	Default: 0xFF	Access: R/W
(102F40h)	FCC_K_2T[3:0]	7:4	FCC region 2 strength.	
	FCC_K_1T[3:0]	3:0	FCC region 1 strength.	
20h	REG102F41	7:0	Default: 0xFF	Access: R/W
(102F41h)	FCC_K_4T[3:0]	7:4	FCC region 4 strength.	
	FCC_K_3T[3:0]	3:0	FCC region 3 strength.	
21h	REG102F42	7:0	Default: 0xFF	Access: R/W



Index (Absolute)	Mnemonic	Bit	Description	
(102F42h)	FCC_K_6T[3:0]	7:4	FCC region 6 strength.	
	FCC_K_5T[3:0]	3:0	FCC region 5 strength.	
21h	REG102F43	7:0	Default: 0xFF	Access: R/W
(102F43h)	FCC_K_8T[3:0]	7:4	FCC region 8 strength.	
	FCC_K_7T[3:0]	3:0	FCC region 7 strength.	
22h	REG102F44	7:0	Default: 0x0F	Access: R/W
(102F44h)	-	7:4	Reserved.	
	FCC_K_9T[3:0]	3:0	FCC region 9 strength.	
24h	REG102F48	7:0	Default: 0x00	Access: R/W
(102F48h)	FCC_WIN1_CB_UP[1:0]	7:6	FCC region 1 target Cb up distance.	
	FCC_WIN1_CB_DOWN[1:0]	5:4	FCC region 1 target Cb down distance.	
	FCC_WIN1_CR_UP[1:0]	3:2	FCC region 1 target Cr up dis	stance.
-	FCC_WIN1_CR_DOWN[1:0]	1:0	FCC region 1 target Cr down distance.	
(4005401)	REG102F49	7:0	Default: 0x00	Access: R/W
	FCC_WIN2_CB_UP[1:0]	7:6	FCC region 2 target Cb up distance.	
	FCC_WIN2_CB_DOWN[1:0]	5:4	FCC region 2 target Cb down distance.	
	FCC_WIN2_CR_UP[1:0]	3:2	FCC region 2 target Cr up dis	stance.
	FCC_WIN2_CR_DOWN[1:0]	1:0	FCC region 2 target Cr down	distance.
25h	REG102F4A	7:0	Default: 0x00	Access: R/W
(102F4Ah)	FCC_WIN3_CB_UP[1:0]	7:6	FCC region 3 target Cb up di	stance.
	FCC_WIN3_CB_DOWN[1:0]	5:4	FCC region 3 target Cb down	distance.
	FCC_WIN3_CR_UP[1:0]	3:2	FCC region 3 target Cr up dis	stance.
	FCC_WIN3_CR_DOWN[1:0]	1:0	FCC region 3 target Cr down	distance.
25h	REG102F4B	7:0	Default: 0x00	Access: R/W
(102F4Bh)	FCC_WIN4_CB_UP[1:0]	7:6	FCC region 4 target Cb up di	stance.
(102F4Bh)			FCC region 4 target Cb up distance. FCC region 4 target Cb down distance.	
	FCC_WIN4_CB_DOWN[1:0]	5:4	FCC region 4 target Cb down	distance.



	ter (Bank = 102F, Sub	Jan	K = 10)	
Index (Absolute)	Mnemonic	Bit	Description	
	FCC_WIN4_CR_DOWN[1:0]	1:0	FCC region 4 target Cr down	distance.
26h	REG102F4C	7:0	Default: 0x00	Access: R/W
(102F4Ch)	FCC_WIN5_CB_UP[1:0]	7:6	FCC region 5 target Cb up d	istance.
	FCC_WIN5_CB_DOWN[1:0]	5:4	FCC region 5 target Cb down	n distance.
	FCC_WIN5_CR_UP[1:0]	3:2	FCC region 5 target Cr up di	stance.
	FCC_WIN5_CR_DOWN[1:0]	1:0	FCC region 5 target Cr dowr	distance.
26h	REG102F4D	7:0	Default: 0x00	Access: R/W
(102F4Dh)	FCC_WIN6_CB_UP[1:0]	7:6	FCC region 6 target Cb up distance.	
	FCC_WIN6_CB_DOWN[1:0 5:4 FCC region 6 target Cb of		FCC region 6 target Cb down	n distance.
	FCC_WIN6_CR_UP[1:0]	3:2	FCC region 6 target Cr up di	stance.
	FCC_WIN6_CR_DOWN[1:0]	1:0	FCC region 6 target Cr down distance.	
27h	REG102F4E	7:0	Default: 0x00	Access: R/W
(102F4Eh)	FCC_WIN7_CB_UP[1:0]	7:6	FCC region 7 target Cb up distance.	
	FCC_WIN7_CB_DOWN[1:0]	5:4	FCC region 7 target Cb down distance.	
	FCC_WIN7_CR_UP[1:0]	3:2	FCC region 7 target Cr up di	stance.
	FCC_WIN7_CR_DOWN[1:0]	1:0	FCC region 7 target Cr dowr	distance.
27h	REG102F4F	7:0	Default: 0x00	Access: R/W
(102F4Fh)	FCC_WIN8_CB_UP[1:0]	7:6	FCC region 8 target Cb up d	istance.
	FCC_WIN8_CB_DOWN[1:0	5:4	FCC region 8 target Cb down	n distance.
	FCC_WIN8_CR_UP[1:0]	3:2	FCC region 8 target Cr up di	stance.
	FCC_WIN8_CR_DOWN[1:0]	1:0	FCC region 8 target Cr down	distance.
28h	REG102F50	7:0	Default: 0x00	Access: R/W
(102F50h)	-	7:6	Reserved.	
	FCC_WIN9_CB[2:0]	5:3	FCC region 9 target Cb dista	nce.
			FCC region 9 target Cr distance.	



ndex Absolute)	Mnemonic	Bit	Description	
8h	-	7:0	Default: -	Access: -
102F51h)	-	-	Reserved.	
0h	REG102F60	7:0	Default: 0x00	Access: R/W
02F60h)	-	7	Reserved.	
	MAIN_ICC_EN	6	Main window ICC enable.	
	-	5:3	Reserved.	
	SUB_ICC_EN	2	Sub window ICC enable.	
	-	1:0	Reserved.	
h	REG102F62	7:0	Default: 0x00	Access: R/W
2F62h)	-	7:4	Reserved.	
	MAIN_SA_USER_R[3:0]	3:0	Main window ICC saturation adjustment of R.	
h	REG102F63	7:0	Default: 0x00	Access: R/W
2F63h)	-	7:4	Reserved.	
	MAIN_SA_USER_G[3:0]	3:0	Main window ICC saturation	adjustment of G.
102F64h)	REG102F64	7:0	Default: 0x00	Access: R/W
	-	7:4	Reserved.	
	MAIN_SA_USER_B[3:0]	3:0	Main window ICC saturation adjustment of B.	
1	REG102F65	7:0	Default: 0x00	Access: R/W
2F65h)	-	7:4	Reserved.	
	MAIN_SA_USER_C[3:0]	3:0	Main window ICC saturation	adjustment of C.
า	REG102F66	7:0	Default: 0x00	Access: R/W
)2F66h)	-	7:4	Reserved.	
	MAIN_SA_USER_M[3:0]	3:0	Main window ICC saturation	adjustment of M.
h	REG102F67	7:0	Default: 0x00	Access: R/W
)2F67h)	-	7:4	Reserved.	
	MAIN_SA_USER_Y[3:0]	3:0	Main window ICC saturation	adjustment of Y.
h	REG102F68	7:0	Default: 0x00	Access: R/W
2F68h)	-	7:4	Reserved.	
	MAIN_SA_USER_F[3:0]	3:0	Main window ICC saturation	adjustment of F.
1	REG102F6A	7:0	Default: 0x00	Access: R/W
02F6Ah)	MAIN_SIGN_SA_USER[7:0]	7:0	Main window ICC decrease s [0]: Other color. [1]: Red.	aturation.



Index (Absolute)	Mnemonic	Bit	Description	
			[2]: Green.[3]: Blue.[4]: Cyan.[5]: Magenta.[6]: Yellow.[7]: Flesh.	
35h	REG102F6B	7:0	Default: 0x00	Access: R/W
(102F6Bh)	SUB_SIGN_SA_USER[7:0]	7:0	Sub window ICC decrease sa [0]: Other color. [1]: Red. [2]: Green. [3]: Blue. [4]: Cyan. [5]: Magenta. [6]: Yellow. [7]: Flesh.	aturation.
(102F6Ch)	REG102F6C	7:0	Default: 0x00	Access: R/W
	-	7:5	Reserved.	
	COMMON_MINUS_GAIN[4: 0]	4:0	ICC decrease saturation common gain.	
36h	REG102F6D	7:0	Default: 0x00	Access: R/W
(102F6Dh)	-	7	Reserved.	
	SA_MIN[6:0]	6:0	ICC decrease saturation min	imum threshold.
37h ~ 3Bh	-	7:0	Default: -	Access: -
(102F6Eh ~ 102F77h)	-	-	Reserved.	
3Ch	REG102F78	7:0	Default: 0xFF	Access: R/W
(102F78h)	WPL_WHITE_PEAK_LIMIT_ THRD[7:0]	7:0	White peak limit threshold.	
40h	REG102F80	7:0	Default: 0x00	Access: R/W
(102F80h)	MAIN_IBC_EN	7	Main window IBC enable.	
	SUB_IBC_EN	6	Sub window IBC enable.	
	-	5:0	Reserved.	
41h	REG102F82	7:0	Default: 0x20	Access: R/W
(102F82h)	-	7:6	Reserved.	
	MAIN_YR_ADJ[5:0]	5:0	Main window IBC Y adjustm	ant of D



Index (Absolute)	Mnemonic	Bit	Description	
41h	REG102F83	7:0	Default: 0x20	Access: R/W
(102F83h)	-	7:6	Reserved.	
	MAIN_YG_ADJ[5:0]	5:0	Main window IBC Y adjustme	ent of G.
42h	REG102F84	7:0	Default: 0x20	Access: R/W
(102F84h)	-	7:6	Reserved.	
	MAIN_YB_ADJ[5:0]	5:0	Main window IBC Y adjustme	ent of B.
42h	REG102F85	7:0	Default: 0x20	Access: R/W
(102F85h)	-	7:6	Reserved.	
	MAIN_YC_ADJ[5:0]	5:0	Main window IBC Y adjustme	ent of C.
43h	REG102F86	7:0	Default: 0x20	Access: R/W
(102F86h)	-	7:6	Reserved. Main window IBC Y adjustment of M.	
	MAIN_YM_ADJ[5:0]	5:0		
43h	REG102F87	7:0	Default: 0x20	Access: R/W
(102F87h)	-	7:6	Reserved.	
	MAIN_YY_ADJ[5:0]	5:0	Main window IBC Y adjustme	ent of Y.
44h	REG102F88	7:0	Default: 0x20	Access: R/W
(102F88h)	-	7:6	Reserved.	
	MAIN_YF_ADJ[5:0]	5:0	Main window IBC Y adjustment of F.	
48h	-	7:0	Default: -	Access: -
(102F91h)	-	-	Reserved.	
50h	REG102FA0	7:0	Default: 0x00	Access: R/W
(102FA0h)	MAIN_Y_HIGH_PASS_EN	7	Main window Y H_coring as h	nigh pass filter.
	MAIN_Y_TABLE_STEP[2:0]	6:4	Main window Y H_coring LUT	step.
	MAIN_PC_MODE	3	Main window PC mode.	
	-	2	Reserved.	
	MAIN_Y_BAND2_H_CORIN G_EN	1	Main window Y band2 H_cori	ing enable.
	MAIN_Y_BAND1_H_CORIN G_EN	0	Main window Y band1 H_coring enable.	
50h	REG102FA1	7:0	Default: 0x00	Access: R/W
(102FA1h)	MAIN_C_HIGH_PASS_EN	7	Main window C H_coring as h	nigh pass filter.
	MAIN_C_TABLE_STEP[2:0]	6:4	Main window C H_coring LUT	step.
	MAIN_WHITE_PEAK_LIMIT	3	Main window white peak limi	t enable.



Index (Absolute)	Mnemonic	Bit	Description	
	_EN			
	-	2	Reserved.	
	MAIN_C_BAND2_H_CORIN G_EN	1	Main window C band2 H_coring enable.	
	MAIN_C_BAND1_H_CORIN G_EN	0	Main window C band1 H_corin	g enable.
51h	REG102FA2	7:0	Default: 0x00	Access: R/W
(102FA2h)	MAIN_Y_GAIN_TABLE1[7:0]	7:0	Main window Y gain table 1.	
51h	REG102FA3	7:0	Default: 0x00	Access: R/W
(102FA3h)	MAIN_Y_GAIN_TABLE2[7:0	7:0	Main window Y gain table 2.	
52h	REG102FA4	7:0	Default: 0x00	Access: R/W
(102FA4h)	MAIN_Y_GAIN_TABLE3[7:0]	7:0	Main window Y gain table 3.	
52h	REG102FA5	7:0	Default: 0x00	Access: R/W
(102FA5h)	MAIN_Y_GAIN_TABLE4[7:0]	7:0	Main window Y gain table 4.	
53h	REG102FA6	7:0	Default: 0x00	Access: R/W
(102FA6h)	MAIN_C_GAIN_TABLE1[7:0	7:0	Main window C gain table 1.	
53h	REG102FA7	7:0	Default: 0x00	Access: R/W
(102FA7h)	MAIN_C_GAIN_TABLE2[7:0	7:0	Main window C gain table 2.	
54h	REG102FA8	7:0	Default: 0x00	Access: R/W
(102FA8h)	MAIN_C_GAIN_TABLE3[7:0	7:0	Main window C gain table 3.	
54h	REG102FA9	7:0	Default: 0x00	Access: R/W
(102FA9h)	MAIN_C_GAIN_TABLE4[7:0]	7:0	Main window C gain table 4.	
55h	REG102FAA	7:0	Default: 0x00	Access: R/W
(102FAAh)	MAIN_Y_NOISE_MASKING _EN	7	Main window horizontal Y NMF	R enable.
	MAIN_Y_COLOR_NOISE_M ASKING_EN	6	Main window horizontal Y NMF	R color adaptive enable.



Index (Absolute)	Mnemonic	Bit	Description	
(incordict)	MAIN_Y_NOISE_MASK_GA IN[5:0]	5:0	Main window horizontal Y NM	IR gain (xxxx.xx).
56h	REG102FAC	7:0	Default: 0xFF	Access: R/W
(102FACh)	MAIN_Y_NM_MIN_THRD[3:0]	7:4	Main window Y mosquito noise	e REMOVEMIN value threshold.
	MAIN_Y_NM_MAX_THRD[3:0]	3:0	Main window Y mosquito noise remove max value thres	
57h ~ 58h	-	7:0	Default: -	Access: -
(102FAEh ~ 102FB0h)	-	-	Reserved.	
58h	REG102FB1	7:0	Default: 0x00	Access: R/W
(102FB1h)	-	7:4	Reserved. Sub window white peak limit enable.	
	SUB_WHITE_PEAK_LIMIT_ EN	3		
	-	2:0	Reserved.	
5Dh	REG102FBA	7:0	Default: 0x00	Access: R/W
(102FBAh)	SUB_Y_NOISE_MASKING_ EN	7	Sub window horizontal Y NMR enable.	
	SUB_Y_COLOR_NOISE_MA SKING_EN	6	Sub window horizontal Y NMI	R color adaptive enable.
	-	5:0	Reserved.	
5Fh	REG102FBE	7:0	Default: 0x00	Access: R/W
(102FBEh)	-	7	Reserved.	
	SUB_Y_DITHER_EN	6	Sub window horizontal Y NMI	R dither enable.
	-	5	Reserved.	
	MAIN_Y_DITHER_EN	4	Main window horizontal Y NN	IR dither enable.
	-	3:0	Reserved.	
5Fh	-	7:0	Default: -	Access: -
(102FBFh)	-	-	Reserved.	
60h	REG102FC0	7:0	Default: 0x00	Access: R/W
(102FC0h)	MAIN_IHC_EN	7	Main window IHC enable.	
	SUB_IHC_EN	6	Sub window IHC enable.	
	-	5:0	Reserved.	
60h	-	7:0	Default: -	Access: -



Index (Absolute)	Mnemonic	Bit	Description		
(102FC1h)	-	-	Reserved.		
61h	REG102FC2	7:0	Default: 0x00	Access: R/W	
(102FC2h)	-	7	Reserved.	·	
	MAIN_HUE_USER_R[6:0]	6:0	Main window IHC hue adju	Main window IHC hue adjustment of R.	
61h	REG102FC3	7:0	Default: 0x00	Access: R/W	
(102FC3h)	-	7	Reserved.	'	
	MAIN_HUE_USER_G[6:0]	6:0	Main window IHC hue adjustment of G.		
62h	REG102FC4	7:0	Default: 0x00	Access: R/W	
(102FC4h)	-	7	Reserved.	,	
	MAIN_HUE_USER_B[6:0]	6:0	Main window IHC hue adju	stment of B.	
62h	REG102FC5	7:0	Default: 0x00 Access: R/W		
(102FC5h)	-	7	Reserved.		
	MAIN_HUE_USER_C[6:0]	6:0	Main window IHC hue adjustment of C.		
63h	REG102FC6	7:0	Default: 0x00	Access: R/W	
(102FC6h)	-	7	Reserved.	'	
	MAIN_HUE_USER_M[6:0]	6:0	Main window IHC hue adju	stment of M.	
	REG102FC7	7:0	Default: 0x00	Access: R/W	
(102FC7h)	-	7	Reserved.		
	MAIN_HUE_USER_Y[6:0]	6:0	Main window IHC hue adju	stment of Y.	
64h	REG102FC8	7:0	Default: 0x00	Access: R/W	
(102FC8h)	-	7	Reserved.		
	MAIN_HUE_USER_F[6:0]	6:0	Main window IHC hue adju	stment of F.	
6Eh	REG102FDC	7:0	Default: 0x00	Access: R/W	
(102FDCh)	-	7:5	Reserved.		
	SUB_R2Y_EN	4	Sub window RGB to YCbCr	enable.	
	-	3:2	Reserved.		
	R2Y_DITHER_EN	1	RGB to YCbCr dither enable	2 .	
	MAIN_R2Y_EN	0	Main window RGB to YCbCı	enable.	
6Eh	-	7:0	Default: -	Access: -	
(102FDDh)	-	_	Reserved.		
6Fh	REG102FDE	7:0	Default: 0x00	Access: R/W	
(102FDEh)	-	7:6	Reserved.		
	SUB_R2Y_EQ_SEL[1:0]	5:4	Sub window RGB to YCbCr	equation selection	



ACE Register (Bank = 102F, Sub-bank = 18)					
Index (Absolute)					
	-	3:2	Reserved.		
	MAIN_R2Y_EQ_SEL[1:0]	1:0	Main window RGB to YCbCr equation selection.		



PEAKING Register (Bank = 102F, Sub-bank = 19)

PEAKING	Register (Bank = 102	F, Sub	o-bank = 19)	
Index (Absolute)	Mnemonic	Bit	Description	
10h	REG102F20	7:0	Default: 0x00	Access: R/W
(102F20h)	-	7	Reserved.	
	MAIN_Y_LPF_COEF[2:0]	6:4	Main window horizontal Y lov	v pass filter coefficient.
	SUB_IS_MWE_EN	3	Sub window is MWE.	
	-	2:1	Reserved.	
	MAIN_POST_PEAKING_EN	0	Main window 2D peaking ena	able.
10h	REG102F21	7:0	Default: 0x00	Access: R/W
(102F21h)	-	7:4	Reserved.	
	MAIN_BAND4_PEAKING_E N	3	Main window band4 peaking	enable.
	MAIN_BAND3_PEAKING_E N	2	Main window band3 peaking enable. Main window band2 peaking enable.	
	MAIN_BAND2_PEAKING_E N	1		
	MAIN_BAND1_PEAKING_E N	0	Main window band1 peaking enable.	
11h	REG102F22	7:0	Default: 0x00	Access: R/W
(102F22h)	MAIN_BAND4_COEF_STEP[1:0]	7:6	Main window band4 coefficie	nt step.
	MAIN_BAND3_COEF_STEP[1:0]	5:4	Main window band3 coefficie	nt step.
	MAIN_BAND2_COEF_STEP[1:0]	3:2	Main window band2 coefficie	nt step.
	MAIN_BAND1_COEF_STEP[1:0]	1:0	Main window band1 coefficie	nt step.
13h	REG102F26	7:0	Default: 0x00	Access: R/W
(102F26h)	MAIN_CORING_THRD_2[3: 0]	7:4	Main window coring threshold 2.	
	MAIN_CORING_THRD_1[3: 0]	3:0	Main window coring threshold 1.	
13h	REG102F27	7:0	Default: 0x10	Access: R/W
(102F27h)	-	7:6	Reserved.	
	MAIN_OSD_SHARPNESS_C TRL[5:0]	5:0	Main window user sharpness adjust.	



Index (Absolute)	Mnemonic	Bit	Description	
14h	REG102F28	7:0	Default: 0x00	Access: R/W
(102F28h)	-	7	Reserved.	
	SUB_Y_LPF_COEF[2:0]	6:4	Sub window horizontal Y LPF	coefficient.
	-	3:1	Reserved.	
	SUB_POST_PEAKING_EN	0	Sub window 2D peaking enal	ole.
14h	REG102F29	7:0	Default: 0x00	Access: R/W
(102F29h)	-	7:4	Reserved.	1
	SUB_BAND4_PEAKING_EN	3	Sub window band4 peaking e	enable.
	SUB_BAND3_PEAKING_EN	2	Sub window band3 peaking e	enable.
	SUB_BAND2_PEAKING_EN	1	Sub window band2 peaking 6	enable.
	SUB_BAND1_PEAKING_EN	0	Sub window band1 peaking enable.	
17h	REG102F2E	7:0	Default: 0x00	Access: R/W
(102F2Eh)	SUB_CORING_THRD_2[3:0]	7:4	Sub window coring threshold 2.	
	SUB_CORING_THRD_1[3:0]	3:0	Sub window coring threshold	1.
17h	REG102F2F	7:0	Default: 0x10	Access: R/W
(102F2Fh)	-	7:6	Reserved.	
	SUB_OSD_SHARPNESS_CT RL[5:0]	5:0	Sub window user sharpness a	adjust.
18h	REG102F30	7:0	Default: 0x00	Access: R/W
(102F30h)	-	7:6	Reserved.	
	MAIN_BAND1_COEF[5:0]	5:0	Main window band1 coefficie	nt.
18h	REG102F31	7:0	Default: 0x00	Access: R/W
(102F31h)	-	7:6	Reserved.	
	MAIN_BAND2_COEF[5:0]	5:0	Main window band2 coefficie	nt.
19h	REG102F32	7:0	Default: 0x00	Access: R/W
(102F32h)	-	7:6	Reserved.	
	MAIN_BAND3_COEF[5:0]	5:0	Main window band3 coefficie	nt.
19h	REG102F33	7:0	Default: 0x00	Access: R/W
(102F33h)	-	7:6	Reserved.	
MAIN_BAND4_COEF[5:0] 5:0		5:0	Main window band4 coefficient.	
20h	REG102F40	7:0	Default: 0xFF	Access: R/W



Index (Absolute)	Mnemonic	Bit	Description	
(102F40h)	BAND1_OVERSHOOT_LIMI T[7:0]	7:0	Main window band1 oversho	oot limit.
20h	REG102F41	7:0	Default: 0xFF	Access: R/W
(102F41h)	BAND2_OVERSHOOT_LIMI T[7:0]	7:0	Main window band2 oversho	oot limit.
21h	REG102F42	7:0	Default: 0xFF	Access: R/W
(102F42h)	BAND3_OVERSHOOT_LIMI T[7:0]	7:0	Main window band3 oversho	oot limit.
21h	REG102F43	7:0	Default: 0xFF	Access: R/W
(102F43h)	BAND4_OVERSHOOT_LIMI T[7:0]	7:0	Main window band4 oversho	oot limit.
24h	REG102F48	7:0	Default: 0xFF	Access: R/W
(102F48h)	BAND1_UNDERSHOOT_LI MIT[7:0]	7:0	Main window band1 undershoot limit.	
24h	REG102F49	7:0	Default: 0xFF	Access: R/W
(102F49h)	BAND2_UNDERSHOOT_LI MIT[7:0]	7:0	Main window band2 unders	hoot limit.
25h	REG102F4A	7:0	Default: 0xFF	Access: R/W
(102F4Ah)	BAND3_UNDERSHOOT_LI MIT[7:0]	7:0	Main window band3 undershoot limit.	
25h	REG102F4B	7:0	Default: 0xFF	Access: R/W
(102F4Bh)	BAND4_UNDERSHOOT_LI MIT[7:0]	7:0	Main window band4 unders	hoot limit.
28h	REG102F50	7:0	Default: 0x00	Access: R/W
(102F50h)	-	7:6	Reserved.	
	SUB_BAND1_COEF[5:0]	5:0	Sub window band1 coefficie	ent.
28h	REG102F51	7:0	Default: 0x00	Access: R/W
(102F51h)	-	7:6	Reserved.	
	SUB_BAND2_COEF[5:0]	5:0	Sub window band2 coefficie	ent.
29h	REG102F52	7:0	Default: 0x00	Access: R/W
(102F52h)	-	7:6	Reserved.	
	SUB_BAND3_COEF[5:0]	5:0	Sub window band3 coefficient	ent.
29h	REG102F53	7:0	Default: 0x00	Access: R/W
(102F53h)		7:6	Reserved.	



Index (Absolute)	Mnemonic	Bit	Description		
	SUB_BAND4_COEF[5:0]	5:0	Sub window band4 coeffic	ient.	
30h	REG102F60	7:0	Default: 0x00	Access: R/W	
(102F60h)	MAIN_COLOR_PEAKING_E N	7	Main window color adaptive	ve peaking enable.	
	MAIN_COLOR_FACTOR_LP F_EN	6	Main window color factor	LPF enable.	
	-	5:0	Reserved.		
30h	REG102F61	7:0	Default: 0x33	Access: R/W	
(102F61h)	-	7:6	Reserved.		
	MAIN_CORING_THRD_STE P[1:0]	5:4	Main window coring step.		
	-	3:2	Reserved.		
	SUB_CORING_THRD_STEP [1:0]	1:0	Sub window coring step.		
31h ~ 37h	-	7:0	Default: -	Access: -	
(102F62h ~ 102F6Fh)	-	-	Reserved.		
3Bh	REG102F76	7:0	Default: 0x00	Access: R/W	
(102F76h)	-	7	Reserved.		
	SUB_CR_DELAY_NUM	6	Sub window Cr delay num 0: No delay. 1: Delay 1T.	ber.	
	-	5	Reserved.		
	MAIN_CR_DELAY_NUM	4	Main window Cr delay nur 0: No delay. 1: Delay 1T.	nber.	
	-	3:2	Reserved.		
	SUB_YC_DELAY_EN	1	Sub window yc delay enak	ole.	
	MAIN_YC_DELAY_EN	0	Main window yc delay ena	ble.	
3Bh	REG102F77	7:0	Default: 0x00	Access: R/W	
(102F77h)	-	7	Reserved.		
	SUB_CB_DELAY_NUM	6	Sub window Cb delay number. 0: No delay. 1: Delay 1T.		
	_	5	Reserved.		



Index (Absolute)	Mnemonic	Bit	Description	
	SUB_Y_DELAY_NUM	4	Sub window Y delay number 0: No delay. 1: Delay 1T.	
	-	3	Reserved.	
	MAIN_CB_DELAY_NUM	2	Main window Cb delay number. 0: No delay. 1: Delay 1T.	
	-	1	Reserved.	
	MAIN_Y_DELAY_NUM	0	Main window Y delay number. 0: No delay. 1: Delay 1T.	
40h ~ 47h	-	7:0	Default: -	Access: -
(102F80h ~ 102F8Fh)	-	-	Reserved.	
50h	REG102FA0	7:0	Default: 0x00	Access: R/W
(102FA0h)	SUB_COLOR_PK_WIN4_EN	7	Sub window color adaptive win4 enable. Sub window color adaptive win3 enable. Sub window color adaptive win2 enable.	
	SUB_COLOR_PK_WIN3_EN	6		
	SUB_COLOR_PK_WIN2_EN	5		
	SUB_COLOR_PK_WIN1_EN	4	Sub window color adaptive w	vin1 enable.
	MAIN_COLOR_PK_WIN4_E N	3	Main window color adaptive win4 enable.	
	MAIN_COLOR_PK_WIN3_E N	2	Main window color adaptive	win3 enable.
	MAIN_COLOR_PK_WIN2_E N	1	Main window color adaptive	win2 enable.
	MAIN_COLOR_PK_WIN1_E N	0	Main window color adaptive	win1 enable.
50h	REG102FA1	7:0	Default: 0x00	Access: R/W
(102FA1h)	COLOR_PK_WIN4_TRANSI TION_STEP[1:0]	7:6	Color adaptive win4 transitio	n step.
	COLOR_PK_WIN3_TRANSI TION_STEP[1:0]	5:4	Color adaptive win3 transitio	n step.
	COLOR_PK_WIN2_TRANSI TION_STEP[1:0]	3:2	Color adaptive win2 transitio	n step.
	COLOR_PK_WIN1_TRANSI TION_STEP[1:0]	1:0	Color adaptive win1 transitio	n step.



Index (Absolute)	Mnemonic	Bit	Description	
51h	REG102FA2	7:0	Default: 0x00	Access: R/W
(102FA2h)	COLOR_PK_WIN2_ENTRY_ VALUE[3:0]	7:4	Color adaptive win2 strength	
	COLOR_PK_WIN1_ENTRY_ VALUE[3:0]	3:0	Color adaptive win1 strength.	
51h	REG102FA3	7:0	Default: 0x00	Access: R/W
(102FA3h)	COLOR_PK_WIN4_ENTRY_ VALUE[3:0]	7:4	Color adaptive win4 strength	
	COLOR_PK_WIN3_ENTRY_ VALUE[3:0]	3:0	Color adaptive win3 strength	
52h	REG102FA4	7:0	Default: 0x00	Access: R/W
(102FA4h)	-	7:4	Reserved.	
	COLOR_PK_TEST_EN[3:0]	3:0	Color adaptive test mode enable.	
55h	REG102FAA	7:0	Default: 0x30	Access: R/W
(102FAAh)	-	7:6	Reserved. Main window peaking adaptive Y alpha step.	
	MAIN_PK_ADP_Y_STEP[1: 0]	5:4		
	-	3:2	Reserved.	
	MAIN_PK_ADP_Y_ALPHA_L PF_EN	1	Main window peaking adaptive Y alpha low pass filter enak	
	MAIN_PK_ADP_Y_EN	0	Main window peaking adaptive	ve Y enable.
55h	REG102FAB	7:0	Default: 0x00	Access: R/W
(102FABh)	MAIN_PK_Y_LOW_THRD[7:0]	7:0	Main window peaking adaptive	ve Y low threshold.
56h	REG102FAC	7:0	Default: 0x54	Access: R/W
(102FACh)	MAIN_PK_ADP_Y_ALPHA_L UT_1[3:0]	7:4	Main window peaking adaptive	ve Y alpha LUT 1.
	MAIN_PK_ADP_Y_ALPHA_L UT_0[3:0]	3:0	Main window peaking adaptive Y alpha LUT 0, format is x.xxx, range is 0~F.	
56h	REG102FAD	7:0	Default: 0x76	Access: R/W
(102FADh)	MAIN_PK_ADP_Y_ALPHA_L UT_3[3:0]	7:4	Main window peaking adapti	ve Y alpha LUT 3.
	MAIN_PK_ADP_Y_ALPHA_L UT_2[3:0]	3:0	Main window peaking adaptive	ve Y alpha LUT 2.
57h	REG102FAE	7:0	Default: 0x88	Access: R/W



Index (Absolute)	Mnemonic	Bit	Description	
(102FAEh)	MAIN_PK_ADP_Y_ALPHA_L UT_5[3:0]	7:4	Main window peaking adaptive	re Y alpha LUT 5.
	MAIN_PK_ADP_Y_ALPHA_L UT_4[3:0]	3:0	Main window peaking adaptiv	re Y alpha LUT 4.
57h	REG102FAF	7:0	Default: 0x88	Access: R/W
(102FAFh)	MAIN_PK_ADP_Y_ALPHA_L UT_7[3:0]	7:4	Main window peaking adaptive	e Y alpha LUT 7.
	MAIN_PK_ADP_Y_ALPHA_L UT_6[3:0]	3:0	Main window peaking adaptive	e Y alpha LUT 6.
58h	REG102FB0	7:0	Default: 0x00	Access: R/W
(102FB0h)	COLOR_PK_WIN1_CB_UP[7:0]	7:0	Color adaptive win1 Cb up.	
58h	REG102FB1	7:0	Default: 0x00	Access: R/W
(102FB1h)	COLOR_PK_WIN1_CR_UP[7:0]	7:0	Color adaptive win1 Cr up.	
59h	REG102FB2	7:0	Default: 0x00	Access: R/W
(102FB2h)	COLOR_PK_WIN1_CB_DO WN[7:0]	7:0	Color adaptive win1 Cb down	
59h	REG102FB3	7:0	Default: 0x00	Access: R/W
(102FB3h)	COLOR_PK_WIN1_CR_DO WN[7:0]	7:0	Color adaptive win1 Cr down.	
5 A h	REG102FB4	7:0	Default: 0x00	Access: R/W
(102FB4h)	COLOR_PK_WIN2_CB_UP[7:0]	7:0	Color adaptive win2 Cb up.	
5 A h	REG102FB5	7:0	Default: 0x00	Access: R/W
(102FB5h)	COLOR_PK_WIN2_CR_UP[7:0]	7:0	Color adaptive win2 Cr up.	
5Bh	REG102FB6	7:0	Default: 0x00	Access: R/W
(102FB6h)	COLOR_PK_WIN2_CB_DO WN[7:0]	7:0	Color adaptive win2 Cb down.	
5Bh	REG102FB7	7:0	Default: 0x00	Access: R/W
(102FB7h)	COLOR_PK_WIN2_CR_DO WN[7:0]	7:0	Color adaptive win2 Cr down.	
5Ch	REG102FB8	7:0	Default: 0x00	Access: R/W
(102FB8h)	COLOR_PK_WIN3_CB_UP[7:0	Color adaptive win3 Cb up.	



Index (Absolute)	Mnemonic	Bit	Description	
	7:0]			
5Ch	REG102FB9	7:0	Default: 0x00	Access: R/W
(102FB9h)	COLOR_PK_WIN3_CR_UP[7:0]	7:0	Color adaptive win3 Cr up.	
5Dh	REG102FBA	7:0	Default: 0x00	Access: R/W
(102FBAh)	COLOR_PK_WIN3_CB_DO WN[7:0]	7:0	Color adaptive win3 Cb down.	
5Dh	REG102FBB	7:0	Default: 0x00	Access: R/W
(102FBBh)	COLOR_PK_WIN3_CR_DO WN[7:0]	7:0	Color adaptive win3 Cr down.	
5Eh	REG102FBC	7:0	Default: 0x00	Access: R/W
(102FBCh)	COLOR_PK_WIN4_CB_UP[7:0]	7:0	Color adaptive win4 Cb up.	
5Eh	REG102FBD	7:0	Default: 0x00	Access: R/W
(102FBDh)	COLOR_PK_WIN4_CR_UP[7:0]	7:0	Color adaptive win4 Cr up.	
5Fh	REG102FBE	7:0	Default: 0x00	Access: R/W
(102FBEh)	COLOR_PK_WIN4_CB_DO WN[7:0]	7:0	Color adaptive win4 Cb dov	vn.
5Fh	REG102FBF	7:0	Default: 0x00	Access: R/W
(102FBFh)	COLOR_PK_WIN4_CR_DO WN[7:0]	7:0	Color adaptive win4 Cr down.	
6Dh	REG102FDA	7:0	Default: 0x00	Access: R/W
(102FDAh)	-	7:2	Reserved.	
	SUB_PK_ADP_Y_ALPHA_LP F_EN	1	Sub window peaking adaptive Y alpha low pass filter en	
	SUB_PK_ADP_Y_EN	0	Sub window peaking adaptive Y enable.	



DLC Register (Bank = 102F, Sub-bank = 1A)

DLC Regis	ter (Bank = 102F, Sub	o-banl	< = 1A)	
Index (Absolute)	Mnemonic	Bit	Description	
01h ~ 08h	-	7:0	Default: -	Access: -
(102F02h ~ 102F10h)	-	-	Reserved.	
08h	REG102F11	7:0	Default: 0x00	Access: R/W
(102F11h)	UVC_DITHER_EN	7	UV compensate dither enable.	
	-	6	Reserved.	
	SUB_UVC_LOCATE	5	Sub window UV compensate reference location. 0: After BLE/WLE. 1: After curve fit.	
	SUB_UVC_EN	4	Sub window UV compensate enable.	
	-	3:2	Reserved.	
0: After E		Main window UV compensate reference location. : After BLE/WLE. : After curve fit0.		
	MAIN_UVC_EN	0	Main window UV compensate enable.	
09h ~ 0Ah	-	7:0	Default: -	Access: -
(102F12h ~ 102F15h)	-	-	Reserved.	
0Bh	REG102F16	7:0	Default: 0x00	Access: RO
(102F16h)	MAIN_MAX_PIXEL[7:0]	7:0	Main window maximun pixel.	
0Bh	REG102F17	7:0	Default: 0x00	Access: RO
(102F17h)	MAIN_MIN_PIXEL[7:0]	7:0	Main window minimum pixel.	
0Ch	REG102F18	7:0	Default: 0x00	Access: RO
(102F18h)	SUB_MAX_PIXEL[7:0]	7:0	Sub window maximun pixel.	
0Ch	REG102F19	7:0	Default: 0x00	Access: RO
(102F19h)	SUB_MIN_PIXEL[7:0]	7:0	Sub window minimum pixel.	
0Eh	REG102F1C	7:0	Default: 0x00	Access: R/W
(102F1Ch)	-	7:2	Reserved.	
	MAIN_BRI_ADJUST_LSB[1: 0]	1:0	Main window Y adjust low bit	·.
0Eh	REG102F1D	7:0	Default: 0x00	Access: R/W
(102F1Dh)	-	7:2	Reserved.	
	SUB_BRI_ADJUST_LSB[1:0]	1:0	Sub window Y adjust low bit.	



Index (Absolute)	Mnemonic	Bit	Description	
OFh	REG102F1E	7:0	Default: 0x00	Access: R/W
(102F1Eh)	MAIN_BRI_ADJUST[7:0]	7:0	Main window Y adjust.	
0Fh	REG102F1F	7:0	Default: 0x00	Access: R/W
(102F1Fh)	SUB_BRI_ADJUST[7:0]	7:0	Sub window Y adjust.	
10h	REG102F20	7:0	Default: 0x00	Access: R/W
(102F20h)	-	7	Reserved.	
	MAIN_BLACK_START[6:0]	6:0	Main window black start.	
10h	REG102F21	7:0	Default: 0x80	Access: R/W
(102F21h)	MAIN_BLACK_SLOP[7:0]	7:0	Main window black slope.	,
11h	REG102F22	7:0	Default: 0x00	Access: R/W
(102F22h)	-	7	Reserved.	
	MAIN_WHITE_START[6:0]	6:0	Main window white start.	
11h	REG102F23	7:0	Default: 0x80	Access: R/W
(102F23h)	MAIN_WHITE_SLOP[7:0]	7:0	Main window white slope.	
12h (102F24h)	REG102F24	7:0	Default: 0x00	Access: R/W
	-	7	Reserved.	
	SUB_BLACK_START[6:0]	6:0	Sub window black start.	
12h	REG102F25	7:0	Default: 0x80	Access: R/W
(102F25h)	SUB_BLACK_SLOP[7:0]	7:0	Sub window black slope.	
13h	REG102F26	7:0	Default: 0x00	Access: R/W
(102F26h)	-	7	Reserved.	
	SUB_WHITE_START[6:0]	6:0	Sub window white start.	
13h	REG102F27	7:0	Default: 0x80	Access: R/W
(102F27h)	SUB_WHITE_SLOP[7:0]	7:0	Sub window white slope.	
14h	REG102F28	7:0	Default: 0x40	Access: R/W
(102F28h)	MAIN_Y_GAIN[7:0]	7:0	Main window Y gain.	
14h	REG102F29	7:0	Default: 0x40	Access: R/W
(102F29h)	MAIN_C_GAIN[7:0]	7:0	Main window C gain.	
15h	REG102F2A	7:0	Default: 0x40	Access: R/W
(102F2Ah)	SUB_Y_GAIN[7:0]	7:0	Sub window Y gain.	
15h	REG102F2B	7:0	Default: 0x40	Access: R/W
(102F2Bh)	SUB_C_GAIN[7:0]	7:0	Sub window C gain.	
16h	REG102F2C	7:0	Default: 0x40	Access: R/W



Index	Mnemonic	Bit	Description	
(Absolute) (102F2Ch)	MAIN_PRE_Y_GAIN[7:0]	7:0	Main window pre- Y gain.	
16h	REG102F2D	7:0	Default: 0x40	Access: R/W
(102F2Dh)	SUB_PRE_Y_GAIN[7:0]			Access. R7 W
17h	REG102F2E	7:0 7:0	Sub window pre- Y gain. Default: 0x00	Access: R/W
(102F2Eh)	REGIOZFZE	7:0	Reserved.	Access. R7 W
(**************************************	MAIN_POST_BRI_ADJUST_ LSB[1:0]	1:0	Main window post Y adjust I	ow bit (2's complement)
17h	REG102F2F	7:0	Default: 0x00	Access: R/W
(102F2Fh)	-	7:2	Reserved.	
	SUB_POST_BRI_ADJUST_L SB[1:0]	1:0	Sub window post Y adjust low bit (2's complement	
18h	REG102F30	7:0	Default: 0x00	Access: R/W
(102F30h)	MAIN_POST_BRI_ADJUST[7:0]	7:0	Main window post Y adjust.	
18h	REG102F31	7:0	Default: 0x00	Access: R/W
(102F31h)	SUB_POST_BRI_ADJUST[7:0]	7:0	Sub window post Y adjust.	
1Ah ~ 27h	-	7:0	Default: -	Access: -
(102F34h ~ 102F4Fh)	-	-	Reserved.	
30h	REG102F60	7:0	Default: 0x08	Access: R/W
(102F60h)	MAIN_CURVE_FIT_TABLE_ 0[7:0]	7:0	Main window curve table 0.	
30h	REG102F61	7:0	Default: 0x18	Access: R/W
(102F61h)	MAIN_CURVE_FIT_TABLE_ 1[7:0]	7:0	Main window curve table 1.	
31h	REG102F62	7:0	Default: 0x28	Access: R/W
(102F62h)	MAIN_CURVE_FIT_TABLE_ 2[7:0]	7:0	Main window curve table 2.	
31h	REG102F63	7:0	Default: 0x38	Access: R/W
(102F63h)	MAIN_CURVE_FIT_TABLE_ 3[7:0]	7:0	Main window curve table 3.	_
32h	REG102F64	7:0	Default: 0x48	Access: R/W
(102F64h)	MAIN_CURVE_FIT_TABLE_ 4[7:0]	7:0	Main window curve table 4.	
	4[7.0]			



Index (Absolute)	Mnemonic	Bit	Description	
32h	REG102F65	7:0	Default: 0x58	Access: R/W
(102F65h)	MAIN_CURVE_FIT_TABLE_ 5[7:0]	7:0	Main window curve table 5.	
33h	REG102F66	7:0	Default: 0x68	Access: R/W
(102F66h)	MAIN_CURVE_FIT_TABLE_ 6[7:0]	7:0	Main window curve table 6.	
33h	REG102F67	7:0	Default: 0x78	Access: R/W
(102F67h)	MAIN_CURVE_FIT_TABLE_ 7[7:0]	7:0	Main window curve table 7.	
34h	REG102F68	7:0	Default: 0x88	Access: R/W
(102F68h)	MAIN_CURVE_FIT_TABLE_ 8[7:0]	7:0	Main window curve table 8.	
34h	REG102F69	7:0	Default: 0x98	Access: R/W
(102F69h)	MAIN_CURVE_FIT_TABLE_ 9[7:0]	7:0	Main window curve table 9.	
35h	REG102F6A	7:0	Default: 0xA8	Access: R/W
(102F6Ah)	MAIN_CURVE_FIT_TABLE_ 10[7:0]	7:0	Main window curve table 10.	
35h	REG102F6B	7:0	Default: 0x00	Access: R/W
(102F6Bh)	MAIN_CURVE_FIT_TABLE_ 11[7:0]	7:0	Main window curve table 11.	
36h	REG102F6C	7:0	Default: 0xC8	Access: R/W
(102F6Ch)	MAIN_CURVE_FIT_TABLE_ 12[7:0]	7:0	Main window curve table 12.	
36h	REG102F6D	7:0	Default: 0xD8	Access: R/W
(102F6Dh)	MAIN_CURVE_FIT_TABLE_ 13[7:0]	7:0	Main window curve table 13.	
37h	REG102F6E	7:0	Default: 0xE8	Access: R/W
(102F6Eh)	MAIN_CURVE_FIT_TABLE_ 14[7:0]	7:0	Main window curve table 14.	
37h	REG102F6F	7:0	Default: 0xF8	Access: R/W
(102F6Fh)	MAIN_CURVE_FIT_TABLE_ 15[7:0]	7:0	Main window curve table 15.	
40h	REG102F80	7:0	Default: 0x00	Access: RO
(102F80h)	TOTAL_32_0[7:0]	7:0	Histogram report section 32_	0



Index (Absolute)	Mnemonic	Bit	Description	
40h	REG102F81	7:0	Default: 0x00	Access: RO
(102F81h)	TOTAL_32_0[15:8]	7:0	See description of '102F80h'.	
41h	REG102F82	7:0	Default: 0x00	Access: RO
(102F82h)	TOTAL_32_1[7:0]	7:0	Histogram report section 32_7	1.
41h	REG102F83	7:0	Default: 0x00	Access: RO
(102F83h)	TOTAL_32_1[15:8]	7:0	See description of '102F82h'.	
42h	REG102F84	7:0	Default: 0x00	Access: RO
(102F84h)	TOTAL_32_2[7:0]	7:0	Histogram report section 32_2	2.
42h	REG102F85	7:0	Default: 0x00	Access: RO
(102F85h)	TOTAL_32_2[15:8]	7:0	See description of '102F84h'.	
43h	REG102F86	7:0	Default: 0x00	Access: RO
(102F86h)	TOTAL_32_3[7:0]	7:0	Histogram report section 32_3.	
43h	REG102F87	7:0	Default: 0x00	Access: RO
(102F87h)	TOTAL_32_3[15:8]	7:0	See description of '102F86h'.	
44h	REG102F88	7:0	Default: 0x00	Access: RO
(102F88h)	TOTAL_32_4[7:0]	7:0	Histogram report section 32_4	4.
44h	REG102F89	7:0	Default: 0x00	Access: RO
(102F89h)	TOTAL_32_4[15:8]	7:0	See description of '102F88h'.	
45h	REG102F8A	7:0	Default: 0x00	Access: RO
(102F8Ah)	TOTAL_32_5[7:0]	7:0	Histogram report section 32_5	5.
45h	REG102F8B	7:0	Default: 0x00	Access: RO
(102F8Bh)	TOTAL_32_5[15:8]	7:0	See description of '102F8Ah'.	
46h	REG102F8C	7:0	Default: 0x00	Access: RO
(102F8Ch)	TOTAL_32_6[7:0]	7:0	Histogram report section 32_6	5.
46h	REG102F8D	7:0	Default: 0x00	Access: RO
(102F8Dh)	TOTAL_32_6[15:8]	7:0	See description of '102F8Ch'.	
47h	REG102F8E	7:0	Default: 0x00	Access: RO
(102F8Eh)	TOTAL_32_7[7:0]	7:0	Histogram report section 32_7	7.
47h	REG102F8F	7:0	Default: 0x00	Access: RO
(102F8Fh)	TOTAL_32_7[15:8]	7:0	See description of '102F8Eh'.	
48h	REG102F90	7:0	Default: 0x00	Access: RO
(102F90h)	TOTAL_32_8[7:0]	7:0	Histogram report section 32_8	3.
48h	REG102F91	7:0	Default: 0x00	Access: RO



Index (Absolute) Mnemonic Bit (Description) (102F91h) TOTAL_32_8[15:8] 7:0 See description of '102F90h'. 49h REG102F92 7:0 Default: 0x00 Access: RO (102F92h) TOTAL_32_9[7:0] 7:0 Histogram report section 32_9. 49h REG102F93 7:0 Default: 0x00 Access: RO (102F93h) TOTAL_32_9[15:8] 7:0 See description of '102F92h'. 4Ah REG102F94 7:0 Default: 0x00 Access: RO (102F94h) TOTAL_32_10[7:0] 7:0 Histogram report section 32_10. 4Ah REG102F95 7:0 Default: 0x00 Access: RO	
49h REG102F92 7:0 Default: 0x00 Access: RO (102F92h) TOTAL_32_9[7:0] 7:0 Histogram report section 32_9. 49h REG102F93 7:0 Default: 0x00 Access: RO (102F93h) TOTAL_32_9[15:8] 7:0 See description of '102F92h'. 4Ah REG102F94 7:0 Default: 0x00 Access: RO (102F94h) TOTAL_32_10[7:0] 7:0 Histogram report section 32_10. 4Ah REG102F95 7:0 Default: 0x00 Access: RO	
(102F92h) TOTAL_32_9[7:0] 7:0 Histogram report section 32_9. 49h REG102F93 7:0 Default: 0x00 Access: RO (102F93h) TOTAL_32_9[15:8] 7:0 See description of '102F92h'. 4Ah REG102F94 7:0 Default: 0x00 Access: RO (102F94h) TOTAL_32_10[7:0] 7:0 Histogram report section 32_10. 4Ah REG102F95 7:0 Default: 0x00 Access: RO	
49h REG102F93 7:0 Default: 0x00 Access: RO (102F93h) TOTAL_32_9[15:8] 7:0 See description of '102F92h'. 4Ah REG102F94 7:0 Default: 0x00 Access: RO (102F94h) TOTAL_32_10[7:0] 7:0 Histogram report section 32_10. 4Ah REG102F95 7:0 Default: 0x00 Access: RO	
(102F93h) TOTAL_32_9[15:8] 7:0 See description of '102F92h'. 4Ah REG102F94 7:0 Default: 0x00 Access: RO (102F94h) TOTAL_32_10[7:0] 7:0 Histogram report section 32_10. 4Ah REG102F95 7:0 Default: 0x00 Access: RO	
4Ah REG102F94 7:0 Default: 0x00 Access: RO (102F94h) TOTAL_32_10[7:0] 7:0 Histogram report section 32_10. 4Ah REG102F95 7:0 Default: 0x00 Access: RO	
(102F94h) TOTAL_32_10[7:0] 7:0 Histogram report section 32_10. 4Ah REG102F95 7:0 Default: 0x00 Access: RO	
4Ah REG102F95 7:0 Default: 0x00 Access: RO	
(4005051)	
(103505b)	
(102F95h) TOTAL_32_10[15:8] 7:0 See description of '102F94h'.	
4Bh REG102F96 7:0 Default: 0x00 Access: RO	
(102F96h) TOTAL_32_11[7:0] 7:0 Histogram report section 32_11.	
4Bh REG102F97 7:0 Default: 0x00 Access: RO	
(102F97h) TOTAL_32_11[15:8] 7:0 See description of '102F96h'.	
4Ch REG102F98 7:0 Default: 0x00 Access: RO	
(102F98h) TOTAL_32_12[7:0] 7:0 Histogram report section 32_12.	
4Ch REG102F99 7:0 Default: 0x00 Access: RO	
(102F99h) TOTAL_32_12[15:8] 7:0 See description of '102F98h'.	
4Dh REG102F9A 7:0 Default: 0x00 Access: RO	
(102F9Ah) TOTAL_32_13[7:0] 7:0 Histogram report section 32_13.	
4Dh REG102F9B 7:0 Default: 0x00 Access: RO	
(102F9Bh) TOTAL_32_13[15:8] 7:0 See description of '102F9Ah'.	
4Eh REG102F9C 7:0 Default: 0x00 Access: RO	
(102F9Ch) TOTAL_32_14[7:0] 7:0 Histogram report section 32_14.	
4Eh REG102F9D 7:0 Default: 0x00 Access: RO	
(102F9Dh) TOTAL_32_14[15:8] 7:0 See description of '102F9Ch'.	
4Fh REG102F9E 7:0 Default: 0x00 Access: RO	
(102F9Eh) TOTAL_32_15[7:0] 7:0 Histogram report section 32_15.	
4Fh REG102F9F 7:0 Default: 0x00 Access: RO	
(102F9Fh) TOTAL_32_15[15:8] 7:0 See description of '102F9Eh'.	
50h REG102FA0 7:0 Default: 0x00 Access: RO	
(102FA0h) TOTAL_32_16[7:0] 7:0 Histogram report section 32_16.	
50h REG102FA1 7:0 Default: 0x00 Access: RO	
(102FA1h) TOTAL_32_16[15:8] 7:0 See description of '102FA0h'.	



Index	Mnemonic	Bit	Description	
(Absolute)			·	
51h	REG102FA2	7:0	Default: 0x00	Access: RO
(102FA2h)	TOTAL_32_17[7:0]	7:0	Histogram report section 32_	_17.
51h	REG102FA3	7:0	Default: 0x00	Access: RO
(102FA3h)	TOTAL_32_17[15:8]	7:0	See description of '102FA2h'	
52h	REG102FA4	7:0	Default: 0x00	Access: RO
(102FA4h)	TOTAL_32_18[7:0]	7:0	Histogram report section 32_	_18.
52h	REG102FA5	7:0	Default: 0x00	Access: RO
(102FA5h)	TOTAL_32_18[15:8]	7:0	See description of '102FA4h'	•
53h	REG102FA6	7:0	Default: 0x00	Access: RO
(102FA6h)	TOTAL_32_19[7:0]	7:0	Histogram report section 32_	_19.
53h	REG102FA7	7:0	Default: 0x00	Access: RO
(102FA7h)	TOTAL_32_19[15:8]	7:0	See description of '102FA6h'.	
54h	REG102FA8	7:0	Default: 0x00	Access: RO
(102FA8h)	TOTAL_32_20[7:0]	7:0	Histogram report section 32_20.	
54h	REG102FA9	7:0	Default: 0x00	Access: RO
(102FA9h)	TOTAL_32_20[15:8]	7:0	See description of '102FA8h'	
55h	REG102FAA	7:0	Default: 0x00	Access: RO
(102FAAh)	TOTAL_32_21[7:0]	7:0	Histogram report section 32_21.	
55h	REG102FAB	7:0	Default: 0x00	Access: RO
(102FABh)	TOTAL_32_21[15:8]	7:0	See description of '102FAAh'	
56h	REG102FAC	7:0	Default: 0x00	Access: RO
(102FACh)	TOTAL_32_22[7:0]	7:0	Histogram report section 32_	_22.
56h	REG102FAD	7:0	Default: 0x00	Access: RO
(102FADh)	TOTAL_32_22[15:8]	7:0	See description of '102FACh'	
57h	REG102FAE	7:0	Default: 0x00	Access: RO
(102FAEh)	TOTAL_32_23[7:0]	7:0	Histogram report section 32_	_23.
57h	REG102FAF	7:0	Default: 0x00	Access: RO
(102FAFh)	TOTAL_32_23[15:8]	7:0	See description of '102FAEh'	
58h	REG102FB0	7:0	Default: 0x00	Access: RO
(102FB0h)	TOTAL_32_24[7:0]	7:0	Histogram report section 32_	_24.
58h	REG102FB1	7:0	Default: 0x00	Access: RO
(102FB1h)	TOTAL_32_24[15:8]	7:0	See description of '102FB0h'	
59h	REG102FB2	7:0	Default: 0x00	Access: RO



DLC Regis	ter (Bank = 102F, Sub	-banl	c = 1A)	
Index (Absolute)	Mnemonic	Bit	Description	
(102FB2h)	TOTAL_32_25[7:0]	7:0	Histogram report section 32_	25.
59h	REG102FB3	7:0	Default: 0x00	Access: RO
(102FB3h)	TOTAL_32_25[15:8]	7:0	See description of '102FB2h'.	
5 A h	REG102FB4	7:0	Default: 0x00	Access: RO
(102FB4h)	TOTAL_32_26[7:0]	7:0	Histogram report section 32_	26.
5Ah	REG102FB5	7:0	Default: 0x00	Access: RO
(102FB5h)	TOTAL_32_26[15:8]	7:0	See description of '102FB4h'.	
5Bh	REG102FB6	7:0	Default: 0x00	Access: RO
(102FB6h)	TOTAL_32_27[7:0]	7:0	Histogram report section 32_	27.
5Bh	REG102FB7	7:0	Default: 0x00	Access: RO
(102FB7h)	TOTAL_32_27[15:8]	7:0	See description of '102FB6h'.	
5Ch	REG102FB8	7:0	Default: 0x00	Access: RO
(102FB8h)	TOTAL_32_28[7:0]	7:0	Histogram report section 32_28.	
5Ch	REG102FB9	7:0	Default: 0x00	Access: RO
(102FB9h)	TOTAL_32_28[15:8]	7:0	See description of '102FB8h'.	
5Dh	REG102FBA	7:0	Default: 0x00	Access: RO
(102FBAh)	TOTAL_32_29[7:0]	7:0	Histogram report section 32_29.	
5Dh	REG102FBB	7:0	Default: 0x00	Access: RO
(102FBBh)	TOTAL_32_29[15:8]	7:0	See description of '102FBAh'.	
5Eh	REG102FBC	7:0	Default: 0x00	Access: RO
(102FBCh)	TOTAL_32_30[7:0]	7:0	Histogram report section 32_	30.
5Eh	REG102FBD	7:0	Default: 0x00	Access: RO
(102FBDh)	TOTAL_32_30[15:8]	7:0	See description of '102FBCh'.	
5Fh	REG102FBE	7:0	Default: 0x00	Access: RO
(102FBEh)	TOTAL_32_31[7:0]	7:0	Histogram report section 32_	31.
5Fh	REG102FBF	7:0	Default: 0x00	Access: RO
(102FBFh)	TOTAL_32_31[15:8]	7:0	See description of '102FBEh'.	
63h ~ 63h	-	7:0	Default: -	Access: -
(102FC6h ~ 102FC7h)	-	-	Reserved.	
64h	REG102FC8	7:0	Default: 0x60	Access: R/W
(102FC8h)	MAIN_UVC_GAIN_HIGH_LI MIT[7:0]	7:0	Main window UV compensate	gain up limit (format is 4.8).



DLC Regis	ter (Bank = 102F, Sub	o-ban	k = 1A)	
Index (Absolute)	Mnemonic	Bit	Description	
64h	REG102FC9	7:0	Default: 0x01	Access: R/W
(102FC9h)	-	7:4	Reserved.	
	MAIN_UVC_GAIN_HIGH_LI MIT[11:8]	3:0	See description of '102FC8h'.	
65h	REG102FCA	7:0	Default: 0xC0	Access: R/W
(102FCAh)	MAIN_UVC_GAIN_LOW_LI MIT[7:0]	7:0	Main window UV compensate gain down limit (format is 4.8	
65h	REG102FCB	7:0	Default: 0x00	Access: R/W
(102FCBh)	-	7:4	Reserved.	
	MAIN_UVC_GAIN_LOW_LI MIT[11:8]	3:0	See description of '102FCAh'.	
6Fh	-	7:0	Default: -	Access: -
(102FDEh)	-	-	Reserved.	
76h	REG102FEC	7:0	Default: 0x08	Access: R/W
(102FECh)	MAIN_CURVE_FIT_TABLE_ N0[7:0]	7:0	Main window curve table left	point.
76h	REG102FED	7:0	Default: 0x01	Access: R/W
(102FEDh)	-	7:1	Reserved.	
	MAIN_CURVE_FIT_TABLE_ N0[8]	0	See description of '102FECh'.	
77h	REG102FEE	7:0	Default: 0x08	Access: R/W
(102FEEh)	MAIN_CURVE_FIT_TABLE_ 16[7:0]	7:0	Main window curve table 16.	
77h	REG102FEF	7:0	Default: 0x01	Access: R/W
(102FEFh)	-	7:1	Reserved.	
	MAIN_CURVE_FIT_TABLE_ 16[8]	0	See description of '102FEEh'.	_



DYN_SCL Register (Bank = 102F, Sub-bank = 1F)

DYN_SCL	Register (Bank = 102	F, Sub	o-bank = 1F)	
Index (Absolute)	Mnemonic	Bit	Description	
01h	REG102F02	7:0	Default: 0x00	Access: R/W
(102F02h)	MLOAD_IDX_DEPTH[7:0]	7:0	The number of menuload dat 0: Disable menuload.	a.
01h	REG102F03	7:0	Default: 0x00	Access: R/W
(102F03h)	MLOAD_IDX_DEPTH[15:8]	7:0	See description of '102F02h'.	
02h	REG102F04	7:0	Default: 0x00	Access: R/W
(102F04h)	MLOAD_REQ_LEN[7:0]	7:0	Length of menuload DMA's request. 0: Disable menuload.	
02h	REG102F05	7:0	Default: 0x00	Access: R/W
(102F05h)	MLOAD_EN	7	Menuload enable.	
	-	6:3	Reserved.	
	MLOAD_REQ_LEN[10:8]	2:0	See description of '102F04h'.	
03h	REG102F06	7:0	Default: 0x00	Access: R/W
(102F06h)	MLOAD_BASE_ADR[7:0]	7:0	Base address of allocated memory for menuload.	
03h	REG102F07	7:0	Default: 0x00	Access: R/W
(102F07h)	MLOAD_BASE_ADR[15:8]	7:0	See description of '102F06h'.	
04h	REG102F08	7:0	Default: 0x00	Access: R/W
(102F08h)	MLOAD_BASE_ADR[23:16]	7:0	See description of '102F06h'.	
04h	REG102F09	7:0	Default: 0x00	Access: R/W
(102F09h)	-	7:1	Reserved.	
	MLOAD_BASE_ADR[24]	0	See description of '102F06h'.	
08h ~ 0Bh	-	7:0	Default: -	Access: -
(102F10h ~ 102F17h)	-	-	Reserved.	
0Ch	REG102F18	7:0	Default: 0x01	Access: R/W
(102F18h)	MLOAD_TRIG_DLY[7:0]	7:0	Generate MLAOD_TRIG_P fro	m delayed line of Vsync.
0Ch	REG102F19	7:0	Default: 0xC0	Access: R/W
(102F19h)	SEL_MLOAD[1:0]	7:6	Select the source to trigger m 0: Falling edge of VFDE. 1: Rising edge of Vsync. 2: Falling edge of Vsync. 3: Delay line set by REG_MLC	
	-	5:4	Reserved.	



Index (Absolute)	Mnemonic	Bit	Description	
	MLOAD_TRIG_DLY[11:8]	3:0	See description of '102F18h'.	
10h	REG102F20	7:0	Default: 0x00	Access: R/W
(102F20h)	DS_REQ_LEN[3:0]	7:4	Length of dynamic scaling DMA's request. 0: Disable dynamic scaling.	
	DS_REQ_TH[3:0]	3:0	Threshold for one dynamic scaling DMA request.	
10h	REG102F21	7:0	Default: 0x00	Access: R/W
(102F21h) DS_IPM2MI_SEL 7 Main IP dynamic scaling MIU sel		selection.		
	DS_IPS2MI_SEL	6	Sub IP dynamic scaling MIU	selection.
	DS_OP2MI_SEL	5	OP dynamic scaling MIU selection.	
	DS_RIU_WE	4	Enable write register through RIU.	
	IPM_DS_EN	3	Enable main IP2 dynamic scaling.	
	IPS_DS_EN	2	Enable sub IP2 dynamic scal	ing.
	OP_DS_EN	1	Enable OP dynamic scaling.	
	DS_REQ_PRI	0	User specified priority of MIL	J.
11h	REG102F22	7:0	Default: 0x00	Access: R/W
(102F22h)	DS_BASE_ADR[7:0]	7:0	Base address of allocated memory for dynamic scali	
11h	REG102F23	7:0	Default: 0x00	Access: R/W
(102F23h)	DS_BASE_ADR[15:8]	7:0	See description of '102F22h'.	
12h	REG102F24	7:0	Default: 0x00	Access: R/W
(102F24h)	DS_BASE_ADR[23:16]	7:0	See description of '102F22h'.	
12h	REG102F25	7:0	Default: 0x00	Access: R/W
(102F25h)	-	7:1	Reserved.	
	DS_BASE_ADR[24]	0	See description of '102F22h'.	
13h	REG102F26	7:0	Default: 0x00	Access: R/W
(102F26h)	DS_IDX_DEPTH[7:0]	7:0	The number of dynamic scaling.	ing data per index.
13h	REG102F27	7:0	Default: 0x00	Access: R/W
(102F27h)	-	7:2	Reserved.	•
	SC_INDEX_F2_SEL	1	F2 dynamic scaling index sel- 0: From main. 1: From sub.	ect.
	SC_INDEX_F1_SEL	0	F1 dynamic scaling index select. 0: From main. 1: From sub.	



DYN_SCL I	Register (Bank = 10	2F, Sub	o-bank = 1F)	
Index (Absolute)	Mnemonic	Bit	Description	
14h ~ 16h	-	7:0	Default: -	Access: -
(102F28h ~ 102F2Dh)	-	-	Reserved.	
17h	REG102F2E	7:0	Default: 0x03	Access: R/W
(102F2Eh)	-	7:2	Reserved.	
	DS_RIU_BE[1:0]	1:0	Byte enable for DS RIU interface.	
18h ~ 1Bh	-	7:0	Default: -	Access: -
(102F30h ~ 102F37h)	-	-	Reserved.	
1Ch	REG102F38	7:0	Default: 0x01	Access: R/W
(102F38h)	DS_TRIG_DLY[7:0]	7:0	Generate DS_TRIG_P from d	elayed line of Vsync.
1Ch	REG102F39	7:0	Default: 0x40	Access: R/W
(102F39h)	-	7	Reserved.	
	SEL_DS	6	Select the source to trigger dynamic scaling. 0: Falling edge of Vsync. 1: Delay line set by REG_DS_TRIG_DLY.	
	-	5:4	Reserved.	
	DS_TRIG_DLY[11:8]	3:0	See description of '102F38h'.	
1Dh	REG102F3A	7:0	Default: 0x00	Access: R/W
(102F3Ah)	-	7:2	Reserved.	
	SEL_OPM_LOCK[1:0]	1:0	Select init reference signal to lock the memory read bank. 0: From initial state machine. 1: Falling edge of Vsync. 2: From TRAIN_TRIG_P. 3: From DS_LOAD_P (for dynamic scaling enabled).	



OP1_TOP Register (Bank = 102F, Sub-bank = 20)

OP1_TOP	Register (Bank = 10	2F, Sub	o-bank = 20)	
Index (Absolute)	Mnemonic	Bit	Description	
10h	REG102F20	7:0	Default: 0x01	Access: R/W
(102F20h)	PIP_DISABLE	7	Disable PIP Function.	
	-	6:3	Reserved.	
	MWE_EN	2	Enable MWE function.	
	SW_SUB_EN	1	Enable sub window shown or	n the screen.
	MAIN_EN	0	Enable main window shown of	on the screen.
10h	REG102F21	7:0	Default: 0x20	Access: R/W
(102F21h) _ 7 Reserv		Reserved.		
	FBL_HANDSHAKE_EN	6	Enable the handshake with DNR in FBL mode.	
	FBL_MASK_OVERLAP	5	Do not write overlapped portion of FBL channel to line buffer.	
	FBL_SEL	4	Select FBL source. b0: Source F2 is FBL. b1: Source F1 is FBL.	
	VBLANK_SUB	3	Fill the sub windows line buff	er in vertical blanking.
	VBLANK_MAIN	2	Fill the main window's line buffer in vertical blanking.	
	F2_IS_SUB	1	Set main window display on the foreground.	
	MAIN_IS_TOP	0	Set second channel display in sub-window.	
11h	REG102F22	7:0	Default: 0x70	Access: R/W
(102F22h)	-	7	Reserved.	
	EXTRA_POS[2:0]	6:4	Enable extra request at specified region. [0] Enable at bottom B session. [1] Enable at bottom A session. [2] Enable at top session.	
	EXTRA_TH_LN[3:0]	3:0	Enable extra request for over less than this threshold.	lapping when the jumping line
11h	REG102F23	7:0	Default: 0x07	Access: R/W
(102F23h)	EXTRA_EN	7	Enable extra request engine.	
	VBLANK_OVL	6	Doing the extra request in ve	ertical blanking.
	EXTRA_Y_HALF	5	Reduce the EXTRA_Y to half.	
	-	4:3	Reserved.	
	BO_LENGTH[2:0]	2:0	Select the length of extra red h0: 16 pixels. h1: 32 pixels.	juest.



Index (Absolute)	Mnemonic	Bit	Description		
			h2: 64 pixels. h3: 128 pixels. h4: (overlap length) / 8. h5: (overlap length) / 4. h6: (overlap length) / 2. h7: (overlap length).		
12h	REG102F24	7:0	Default: 0x00	Access: R/W	
(102F24h)	SCLB_BASE_F2[7:0]	7:0	The starting address of f2 sto	ored at line buffer.	
12h	REG102F25	7:0	Default: 0x00	Access: R/W	
(102F25h)	-	7:4	Reserved.		
	SCLB_BASE_F2[11:8]	3:0	See description of '102F24h'.		
13h	REG102F26	7:0	Default: 0x00	Access: R/W	
(102F26h)	SCLB_BASE_F1[7:0]	7:0	The starting address of f1 stored at line buffer.		
13h	REG102F27	7:0	Default: 0x04	Access: R/W	
(102F27h)	-	7:4	Reserved.		
	SCLB_BASE_F1[11:8]	3:0	See description of '102F26h'.		
Ļ	REG102F28	7:0	Default: 0x08	Access: R/W	
(102F28h)	HEXT_BA_RIGHT[7:0]	7:0	Extend the pixel of bottom A	session at the right side.	
14h	REG102F29	7:0	Default: 0x08	Access: R/W	
(102F29h)	HEXT_BB_LEFT[7:0]	7:0	Extend the pixel of bottom B	session at the left side.	
15h	REG102F2A	7:0	Default: 0xFF	Access: R/W	
(102F2Ah)	VLEN_F2[7:0]	7:0	Set the maximum request lin	es for second channel.	
15h	REG102F2B	7:0	Default: 0x0F	Access: R/W	
(102F2Bh)	-	7:4	Reserved.		
	VLEN_F2[11:8]	3:0	See description of '102F2Ah'.		
16h	REG102F2C	7:0	Default: 0xFF	Access: R/W	
(102F2Ch)	VLEN_F1[7:0]	7:0	Set the maximum request lin	es for first channel.	
16h	REG102F2D	7:0	Default: 0x0F	Access: R/W	
(102F2Dh)	-	7:4	Reserved.		
	VLEN_F1[11:8]	3:0	See description of '102F2Ch'.		
17h	REG102F2E	7:0	Default: 0x00	Access: R/W	
(102F2Eh)	EXT_SUB_BORDER[3:0]	7:4	Extend the specified line in suborder.	ub window to insert additional	
	EXT_MAIN_BORDER[3:0]	3:0	Extend the specified line in m	Extend the specified line in main window to insert additional	



Index (Absolute)	Mnemonic	Bit	Description		
			border.		
17h	REG102F2F	7:0	Default: 0x02	Access: R/W	
(102F2Fh)	EXTRA_ADV_LINE[3:0]	7:4	Advance the specified lines of extra end line (2's complement).		
	EXTRA_FETCH_LINE[3:0]	3:0	The number of lines that will Minimum is 1.	be fetched by extra request.	
18h	REG102F30	7:0	Default: 0x00	Access: R/W	
(102F30h)	-	7:2	Reserved.		
	FORCE_F2_EN	1	Force F1 use F2's register setting.		
	ATP_EN	0	Manual tune parameter.		
19h	REG102F32	7:0	Default: 0x38 Access: R/W		
(102F32h)	-	7	Reserved.	Reserved.	
	SEL_DLY_INIT	6	Select init reference signal to clear delayed line counter. 0: Vsync of SC_TOP. 1: Delay one line of VFDE.		
	SEL_DISP[1:0]	5:4	Select the trig point to start op1 engine. h0: DOWN_EQ7. h1: DOWN_EQ8. h2: DOWN_EQ9. h3: Delay lines set by REG_DISP_TRIG_DLY.		
	SEL_ATP[1:0]	3:2	Select the source to trigger auto tune function. h0: Falling edge of Vsync. h1: Nearly raising edge of Vsync. h2: Delay line set by REG_ATP_TRIG_DLY. h3: Manual trig by set REG_ATP_EN.		
	SEL_SYNC[1:0]	1:0	Select the trig point for sync to initial engine. h0: Falling edge of VFDE. h1: Raising edge of Vsync. h2: Reserved. h3: Reserved.		
19h	-	7:0	Default: -	Access: -	
(102F33h)	-	-	Reserved.		
1Ah	REG102F34	7:0	Default: 0x03	Access: R/W	
(102F34h)	ATP_TRIG_DLY[7:0]	7:0	Generate TRAIN_TRIG_P from	m delayed line of Vsync.	
1Ah	REG102F35	7:0	Default: 0x00	Access: R/W	
(102F35h)	-	7:4	Reserved.		



Index (Absolute)	Mnemonic	Bit	Description	
	ATP_TRIG_DLY[11:8]	3:0	See description of '102F34h'.	
1Bh	REG102F36	7:0	Default: 0x05	Access: R/W
(102F36h)	DISP_TRIG_DLY[7:0]	7:0	Generate DISP_TRIG_P from	delayed line of Vsync.
1Bh	REG102F37	7:0	Default: 0x00	Access: R/W
(102F37h)	-	7:4	Reserved.	
	DISP_TRIG_DLY[11:8]	3:0	See description of '102F36h'.	
1Ch	REG102F38	7:0	Default: 0x00	Access: R/W
(102F38h)	HOFFSET_MAIN[7:0]	7:0	Offset main display window i	n right direction.
1Ch	REG102F39	7:0	Default: 0x00	Access: R/W
(102F39h)	HOFFSET_SUB[7:0]	7:0	Offset sub display window in	right direction.
1Dh	REG102F3A	7:0	Default: 0x00	Access: R/W
(102F3Ah)	HOVERSCAN_F2[7:0]	7:0	Offset line buffer position of F2 in right direction.	
1Dh	REG102F3B	7:0	Default: 0x00	Access: R/W
(102F3Bh)	HOVERSCAN_F1[7:0]	7:0	Offset line buffer position of	F1 in right direction.
1Eh	REG102F3C	7:0	Default: 0x10	Access: R/W
(102F3Ch)	MIN_OVERLAP_TH[7:0]	7:0	Threshold of overlapped length. EXTRA_EQ will be disabled when overlapped length less the this threshold.	
1Eh	REG102F3D	7:0	Default: 0x00	Access: R/W
(102F3Dh)	MIN_OVERLAP_CNT[7:0]	7:0	Stop count between two extr	ra request.
1Fh	REG102F3E	7:0	Default: 0xC2	Access: R/W
(102F3Eh)	SCLB_HALIGN[1:0]	7:6	Align the train result to specified pixel. h0: 2 pixels. h1: 4 pixels. h2: 8 pixels. h3: 16 pixels.	
	DISP_START_MODE	5	Select the display line buffer 0: Start at advance 1 display 1: Start at falling edge of VS	line.
	DISP_LB_MODE	4	Select the trig mode. 0: Line base. 1: Fill line buffer.	
	DISP_WSTOP_MODE[1:0]	3:2	Stop the write of display before the horizontal before 8 pixels. h1: Before 16 pixels.	ore full to avoid overflow.



Index (Absolute)	Mnemonic	Bit	Description	
			h2: Before 32 pixels. h3: Before 64 pixels	
	DISP_RLN_MODE[1:0]	1:0	Select the UNDER_RUN value h0: Update by Hsync (not op h1: Update when session dor h2: Update when line done (lh3: Reserved.	timum performance).
1Fh	REG102F3F	7:0	Default: 0x00	Access: R/W
(102F3Fh)	-	7:4	Reserved.	
	DISP_UNDER_MODE	3	Select the UNDER_RUN value of display level. 0: 16'h0000. 1: 16'hffff.	
	DISP_PAT_EN	2	Enable internal pattern of OP1_DISP.	
	DISP_LB_WEZ	1	Disable WEN of display line b	uffer.
	DISP_TRIG_MODE 0 Select the trig mode. 0: Trigged by SELF_COUNTER. 1: Trigged by op2.		R.	
20h	REG102F40	7:0	Default: 0xFF	Access: R/W
(102F40h)	DISP_LB_FULL_LVL[7:0]	7:0	Set the maximum depth of di	splay line buffer.
20h	REG102F41	7:0	Default: 0x07	Access: R/W
(102F41h)	DISP_LB_FULL_LVL[15:8]	7:0	See description of '102F40h'.	
30h	REG102F60	7:0	Default: 0x00	Access: R/W
(102F60h)	-	7:3	Reserved.	
	FLAG_BB_ADR_INI	2	Status of CNT_BB_ADR_INI, hardware. h0: Calculated by hardware. h1: Written by software.	write 1 to switch back to
	FLAG_BO_END_LN	1	Status of LINE_BASE_BOT, where hose calculated by hardware. h1: Written by software.	rite 1 to switch back to
	-	0	Reserved.	
31h	REG102F62	7:0	Default: 0x00	Access: R/W
(102F62h)	SW_BO_END_LN[7:0]	7:0	Software mode to set the LIN	E_BASE_BOT for extra request.
31h	REG102F63	7:0	Default: 0x00	Access: R/W
(102F63h)		7:4	Reserved.	



Index (Absolute)	Mnemonic	Bit	Description	
	SW_BO_END_LN[11:8]	3:0	See description of '102F62h'.	
32h	REG102F64	7:0	Default: 0x00	Access: R/W
(102F64h)	SW_BB_ADR_INI[7:0]	7:0	Software mode to set the CN	T_BB_ADR_INI.
32h	REG102F65	7:0	Default: 0x00	Access: R/W
(102F65h)	-	7:4	Reserved.	
	SW_BB_ADR_INI[11:8]	3:0	See description of '102F64h'.	
40h	REG102F80	7:0	Default: 0x00	Access: RO
(102F80h)	-	7:1	Reserved.	
	DISPLAY_UNDERRUN	0	Indicate that the display line buffer is underrun in previous frame.	
41h	REG102F82	7:0	Default: 0x00	Access: RO
(102F82h)	DISPLAY_FIRST_LN[7:0]	7:0	Indicate the display line count of first display position	
41h	REG102F83	7:0	Default: 0x00	Access: RO
(102F83h)	-	7:4	Reserved.	
	DISPLAY_FIRST_LN[11:8]	3:0	See description of '102F82h'.	
42h (102F84h)	REG102F84	7:0	Default: 0x00	Access: RO
	MIN_DISP_LINE[7:0]	7:0	Indicate the display line count of minimum display level occurs.	
42h	REG102F85	7:0	Default: 0x00	Access: RO
(102F85h)	-	7:4	Reserved.	
	MIN_DISP_LINE[11:8]	3:0	See description of '102F84h'.	
43h	REG102F86	7:0	Default: 0x00	Access: RO
(102F86h)	MIN_DISP_CNT[7:0]	7:0	Indicate the minimum display	level.
43h	REG102F87	7:0	Default: 0x00	Access: RO
(102F87h)	MIN_DISP_CNT[15:8]	7:0	See description of '102F86h'.	
44h	REG102F88	7:0	Default: 0x00	Access: RO
(102F88h)	MAX_DISP_CNT[7:0]	7:0	Indicate the maximum displa	y level.
44h	REG102F89	7:0	Default: 0x00	Access: RO
(102F89h)	MAX_DISP_CNT[15:8]	7:0	See description of '102F88h'.	
50h	REG102FA0	7:0	Default: 0x00	Access: RO
(102FA0h)	SCLB_TF_ADR_INI[7:0]	7:0	Read SCLB_TF_ADR_INI.	
50h	REG102FA1	7:0	Default: 0x00	Access: RO
(102FA1h)	-	7:4	Reserved.	



Index (Absolute)	Mnemonic	Bit	Description	
	SCLB_TF_ADR_INI[11:8]	3:0	See description of '102FA0h'.	
51h	REG102FA2	7:0	Default: 0x00	Access: RO
(102FA2h)	SCLB_BA_ADR_INI[7:0]	7:0	Read SCLB_BA_ADR_INI.	
51h	REG102FA3	7:0	Default: 0x00	Access: RO
(102FA3h)	-	7:4	Reserved.	
	SCLB_BA_ADR_INI[11:8]	3:0	See description of '102FA2h'.	
52h	REG102FA4	7:0	Default: 0x00	Access: RO
(102FA4h)	SCLB_BB_ADR_INI[7:0]	7:0	Read SCLB_BB_ADR_INI.	
52h	REG102FA5	7:0	Default: 0x00	Access: RO
(102FA5h)	-	7:4	Reserved.	
	SCLB_BB_ADR_INI[11:8]	3:0	See description of '102FA4h'.	
53h	REG102FA6	7:0	Default: 0x00	Access: RO
(102FA6h)	SCLB_BO_ADR_INI[7:0]	7:0	Read SCLB_BO_ADR_INI.	
53h	REG102FA7	7:0	Default: 0x00	Access: RO
(102FA7h)	-	7:4	Reserved.	
	SCLB_BO_ADR_INI[11:8]	3:0	See description of '102FA6h'.	
54h	REG102FA8	7:0	Default: 0x00	Access: RO
(102FA8h)	SCLB_TF_LEN[7:0]	7:0	Read SCLB_TF_LEN.	
54h	REG102FA9	7:0	Default: 0x00	Access: RO
(102FA9h)	-	7:4	Reserved.	
	SCLB_TF_LEN[11:8]	3:0	See description of '102FA8h'.	
55h	REG102FAA	7:0	Default: 0x00	Access: RO
(102FAAh)	SCLB_BF_LEN[7:0]	7:0	Read SCLB_BF_LEN.	
55h	REG102FAB	7:0	Default: 0x00	Access: RO
(102FABh)	-	7:4	Reserved.	
	SCLB_BF_LEN[11:8]	3:0	See description of '102FAAh'.	
56h	REG102FAC	7:0	Default: 0x00	Access: RO
(102FACh)	SCLB_BA_LEN[7:0]	7:0	Read SCLB_BA_LEN.	
56h	REG102FAD	7:0	Default: 0x00	Access: RO
(102FADh)	-	7:4	Reserved.	
	SCLB_BA_LEN[11:8]	3:0	See description of '102FACh'.	
57h	REG102FAE	7:0	Default: 0x00	Access: RO
102FAEh)	SCLB_BB_LEN[7:0]	7:0	Read SCLB_BB_LEN.	



Index (Absolute)	Mnemonic	Bit	Description	
57h	REG102FAF	7:0	Default: 0x00	Access: RO
(102FAFh)	-	7:4	Reserved.	
	SCLB_BB_LEN[11:8]	3:0	See description of '102FAEh'.	
58h	REG102FB0	7:0	Default: 0x00	Access: RO
(102FB0h)	FETCH_NUM_F1A[7:0]	7:0	Read FETCH_NUM_F1A.	
58h	REG102FB1	7:0	Default: 0x00	Access: RO
(102FB1h)	-	7:4	Reserved.	
	FETCH_NUM_F1A[11:8]	3:0	See description of '102FB0h'.	
59h	REG102FB2	7:0	Default: 0x00	Access: RO
(102FB2h)	FETCH_NUM_F1B[7:0]	7:0	Read FETCH_NUM_F1B.	
59h	REG102FB3	7:0	Default: 0x00	Access: RO
(102FB3h)	-	7:4	Reserved.	
	FETCH_NUM_F1B[11:8]	3:0	See description of '102FB2h'.	
5Ah	REG102FB4	7:0	Default: 0x00	Access: RO
(102FB4h)	FETCH_NUM_F2A[7:0]	7:0	Read FETCH_NUM_F2A.	
5Ah	REG102FB5	7:0	Default: 0x00	Access: RO
(102FB5h)	-	7:4	Reserved.	
	FETCH_NUM_F2A[11:8]	3:0	See description of '102FB4h'.	
5Bh	REG102FB6	7:0	Default: 0x00	Access: RO
(102FB6h)	FETCH_NUM_F2B[7:0]	7:0	Read FETCH_NUM_F2B.	
5Bh	REG102FB7	7:0	Default: 0x00	Access: RO
(102FB7h)	-	7:4	Reserved.	
	FETCH_NUM_F2B[11:8]	3:0	See description of '102FB6h'.	
5Ch	REG102FB8	7:0	Default: 0x00	Access: RO
(102FB8h)	FETCH_OFFSET_B[7:0]	7:0	Read FETCH_OFFSET_B.	
5Ch	REG102FB9	7:0	Default: 0x00	Access: RO
(102FB9h)	-	7:4	Reserved.	
	FETCH_OFFSET_B[11:8]	3:0	See description of '102FB8h'.	
5Dh	REG102FBA	7:0	Default: 0x00	Access: RO
(102FBAh)	BO_LENGTH_RD[7:0]	7:0	Read BO_LENGTH.	
5Dh	REG102FBB	7:0	Default: 0x00	Access: RO
(102FBBh)	-	7:4	Reserved.	
	BO_LENGTH_RD[11:8]	3:0	See description of '102FBAh'.	



Index (Absolute)	Mnemonic	Bit	Description	
5Eh	REG102FBC	7:0	Default: 0x00	Access: RO
(102FBCh)	BO_START_LN[7:0]	7:0	Read BO_START_LN.	
5Eh	REG102FBD	7:0	Default: 0x00	Access: RO
(102FBDh)	-	7:4	Reserved.	
	BO_START_LN[11:8]	3:0	See description of '102FBCh'	
5Fh	REG102FBE	7:0	Default: 0x00	Access: RO
(102FBEh)	BO_END_LN[7:0]	7:0	Read BO_END_LN.	
5Fh	REG102FBF	7:0	Default: 0x00	Access: RO
(102FBFh)	-	7:4	Reserved.	
	BO_END_LN[11:8]	3:0	See description of '102FBEh'	
60h	REG102FC0	7:0	Default: 0x00	Access: RO
(102FC0h)	DISP_TF_ADR_INI[7:0]	7:0	Read DISP_TF_ADR_INI.	
60h	REG102FC1	7:0	Default: 0x00	Access: RO
(102FC1h)	-	7:4	Reserved.	
	DISP_TF_ADR_INI[11:8]	3:0	See description of '102FC0h'	
(4005001-)	REG102FC2	7:0	Default: 0x00	Access: RO
	DISP_BA_ADR_INI[7:0]	7:0	Read DISP_BA_ADR_INI.	
61h	REG102FC3	7:0	Default: 0x00	Access: RO
(102FC3h)	-	7:4	Reserved.	
	DISP_BA_ADR_INI[11:8]	3:0	See description of '102FC2h'	
62h	REG102FC4	7:0	Default: 0x00	Access: RO
(102FC4h)	DISP_BB_ADR_INI[7:0]	7:0	Read DISP_BB_ADR_INI.	
62h	REG102FC5	7:0	Default: 0x00	Access: RO
(102FC5h)	-	7:4	Reserved.	
	DISP_BB_ADR_INI[11:8]	3:0	See description of '102FC4h'	•
63h	REG102FC6	7:0	Default: 0x00	Access: RO
(102FC6h)	DISP_TF_LEN[7:0]	7:0	Read DISP_TF_LEN.	
63h	REG102FC7	7:0	Default: 0x00	Access: RO
(102FC7h)	-	7:4	Reserved.	
	DISP_TF_LEN[11:8]	3:0	See description of '102FC6h'	•
64h	REG102FC8	7:0	Default: 0x00	Access: RO
(102FC8h)	DISP_BF_LEN[7:0]	7:0	Read DISP_BF_LEN.	
64h	REG102FC9	7:0	Default: 0x00	Access: RO



OP1_TOP	Register (Bank = 102	F, Suk	o-bank = 20)	
Index (Absolute)	Mnemonic	Bit	Description	
(102FC9h)	-	7:4	Reserved.	
	DISP_BF_LEN[11:8]	3:0	See description of '102FC8h'.	
65h	REG102FCA	7:0	Default: 0x00	Access: RO
(102FCAh)	DISP_BA_LEN[7:0]	7:0	Read DISP_BA_LEN.	
65h	REG102FCB	7:0	Default: 0x00	Access: RO
(102FCBh)	-	7:4	Reserved.	
	DISP_BA_LEN[11:8]	3:0	See description of '102FCAh'.	
66h	REG102FCC	7:0	Default: 0x00	Access: RO
(102FCCh)	DISP_BB_LEN[7:0]	7:0	Read DISP_BB_LEN.	
66h	REG102FCD	7:0	Default: 0x00	Access: RO
(102FCDh)	-	7:4	Reserved.	
	DISP_BB_LEN[11:8]	3:0	See description of '102FCCh'	
67h	REG102FCE	7:0	Default: 0x00	Access: RO
(102FCEh)	HSPR_BB_ADR_INI[7:0]	7:0	Read HSPR_BB_ADR_INI.	
67h	REG102FCF	7:0	Default: 0x00	Access: RO
(102FCFh)	-	7:4	Reserved.	
	HSPR_BB_ADR_INI[11:8]	3:0	See description of '102FCEh'.	



ELA Register (Bank = 102F, Sub-bank = 21)

ELA Regist	er (Bank = 102F, Sub	-bank	(= 21)	
Index (Absolute)	Mnemonic	Bit	Description	
01h ~ 0Fh	-	7:0	Default: -	Access: -
(102F02h ~ 102F1Fh)	-	ı	Reserved.	
10h	REG102F20	7:0	Default: 0x02	Access: R/W
(102F20h)	-	7:1	Reserved.	
	EODI_EN_F2	0	F2 window EODi enable. 1: Enable. 0: Disable.	
11h ~ 31h	-	7:0	Default: -	Access: -
(102F22h ~ 102F63h)	-	-	Reserved.	



TDDI Register (Bank = 102F, Sub-bank = 22)

TDDI Regi	ister (Bank = 102F, Su	ıb-bar	nk = 22)	
Index (Absolute)	Mnemonic	Bit	Description	
01h	REG102F02	7:0	Default: 0x04	Access: R/W
(102F02h)	RATIO_DIV_YCSEP_F2	7	Main window ratio divide Y/C	separate.
	-	6:3	Reserved.	
	RATIO_DIV_MD_C_F2[2:0]	2:0	Main window ratio divide mod	de when Y/C separate.
01h	REG102F03	7:0	Default: 0x14	Access: R/W
(102F03h)	-	7:6	Reserved.	
	RATIO_DIV_MD_F2[2:0]	5:3	Main window ratio divide mode.	
	RATIO_MD_F2[2:0]	2:0	Main window ratio filter mode.	
02h	REG102F04	7:0	Default: 0x80	Access: R/W
(102F04h)	RATIO_C_INDEP_F2	7	Main window C ratio independent mode. 0: Disable C ratio filter. 1: Enable C ratio filter.	
	RATIO_C_LOWBOUND_F2	6	Main window C ratio lower bo	ound enable.
	RSV_02_2_F2[1:0]	5:4	Reserved.	
	RATIO_C_MIN_F2[3:0]	3:0	Main window C minimum ratio in independent mode.	
02h	REG102F05	7:0	Default: 0x00	Access: R/W
(102F05h)	RSV_02_0_F2[2:0]	7:5	Reserved.	
	-	4	Reserved.	
	RSV_02_1_F2[1:0]	3:2	Reserved.	
	-	1	Reserved.	
	RATIO_C_YMAX_DIS_F2	0	Main window C ratio takes Y 0: Enable. 1: Disable.	ratio mode disable.
08h	REG102F10	7:0	Default: 0x00	Access: R/W
(102F10h)	-	7:6	Reserved.	
	PRE_MOT_OFFSET_F2[5:0]	5:0	Main Window pre-memory malculation.	otion offset for motion
08h	REG102F11	7:0	Default: 0x08	Access: R/W
(102F11h)	-	7:4	Reserved.	
	PRE_MOT_GAIN_F2[3:0]	3:0	Main Window pre-memory malculation.	otion gain for motion
09h	REG102F12	7:0	Default: 0x00	Access: R/W
(102F12h)	-	7:6	Reserved.	



Index (Absolute)	Mnemonic	Bit	Description	
(nosolute)	POST_MOT_OFFSET_F2[5: 0]	5:0	Main Window post-memory n	notion offset for motion
09h	REG102F13	7:0	Default: 0x88	Access: R/W
(102F13h)	POST_MOT_CGAIN_F2[3:0	7:4	Main Window post-memory n calculation.	notion gain for Y motion
	POST_MOT_YGAIN_F2[3:0	3:0	Main Window post-memory n calculation.	notion gain for C motion
0Ah	REG102F14	7:0	Default: 0x86	Access: R/W
(102F14h)	POST_MOT_YMAX_EN_F2	7	Main Window pre-/post-memory Y motion maximum enab	
	-	6:3	Reserved.	
	HIS_WT_F2[2:0]	2:0	Main Window history weighti	ng.
0Ah	REG102F15	7:0	Default: 0x04	Access: R/W
(102F15h)	-	7:4	Reserved.	
	HIS_RATIO_OFFSET_F2[3: 0]	3:0	Main Window history ratio offset.	
0Ch	REG102F18	7:0	Default: 0x07	Access: R/W
(102F18h)	RSV_STAT_0_F2[1:0]	7:6	Reserved.	
	STAT_INC_MODE_F2	5	Main window ratio statistics:	Ratio incremental mode.
	STAT_SEL_C_F2	4	Main window ratio statistics:	Ratio selection.
	STAT_CORE_F2[3:0]	3:0	Main window ratio statistics:	Coring threshold.
0Dh	REG102F1A	7:0	Default: 0x00	Access: RO
(102F1Ah)	MOTION_STATUS_F2[7:0]	7:0	Main window ratio statistics:	Motion status.
0Dh	REG102F1B	7:0	Default: 0x00	Access: RO
(102F1Bh)	MOTION_STATUS_F2[15:8	7:0	See description of '102F1Ah'.	
0Eh	REG102F1C	7:0	Default: 0x00	Access: RO
(102F1Ch)	MOTION_STATUS_F2[23:1 6]	7:0	See description of '102F1Ah'.	
10h	REG102F20	7:0	Default: 0x4A	Access: R/W
(102F20h)	ADAPT_MED_EN_F2	7	Main window adaptive DFK e	nable.
	WEGT_MED_EN_F2	6	Main window weighted DFK	enable.
	-	5	Reserved.	
	MED_MANUAL_EN_F2	4	Main window DFK manual mo	ode enable.
	MED_MANUAL_WEIGHT_F	3:0	Main window DFK manual we	sighting



TDDI Regi	ister (Bank = 102F, Su	ıb-baı	nk = 22)	
Index (Absolute)	Mnemonic	Bit	Description	
	2[3:0]			
11h	REG102F22	7:0	Default: 0x08	Access: R/W
(102F22h)	-	7:5	Reserved.	
	MED_LF_BEGIN_F2[4:0]	4:0	Main window weighted DFK I	ow-frequency begin.
11h	REG102F23	7:0	Default: 0x04	Access: R/W
(102F23h)	-	7:4	Reserved.	
	MED_LF_SLOPE_F2[3:0]	3:0	Main window weighted DFK lo	w-frequency slope adjustment.
12h	REG102F24	7:0	Default: 0x14	Access: R/W
(102F24h)	-	7:5	Reserved.	
	MED_HF_BEGIN_F2[4:0]	4:0	Main window weighted DFK h	nigh-frequency begin.
12h	REG102F25	7:0	Default: 0x04	Access: R/W
(102F25h)	-	7:4	Reserved.	
	MED_HF_SLOPE_F2[3:0]	3:0	Main window weighted DFK high-frequency slope adjustment.	
13h	REG102F26	7:0	Default: 0x30	Access: R/W
(102F26h)	-	7:6	Reserved.	
	MED_MOT_TH_F2[5:0]	5:0	Main window adaptive DFK n	notion threshold.
18h	REG102F30	7:0	Default: 0x00	Access: R/W
(102F30h)	SST_EN_F2	7	Main window SST enable.	
	-	6:0	Reserved.	
19h	REG102F32	7:0	Default: 0xC0	Access: R/W
(102F32h)	SST_POSTLPF_EN_F2	7	Main window SST post-LPF e	nable.
	SST_POSTLPF_MAX_F2	6	Main window SST post-LPF n	naximum function enable.
	-	5:0	Reserved.	
1Ah	REG102F34	7:0	Default: 0x00	Access: R/W
(102F34h)	-	7:6	Reserved.	
	SST_STATIC_CORE_TH_F2 [5:0]	5:0	Main window SST static motion coring threshold.	
1Ah	REG102F35	7:0	Default: 0x22	Access: R/W
(102F35h)	SST_STATIC_SGAIN_F2[3: 0]	7:4	lain window SST static motion spatial difference gain.	
	SST_STATIC_TGAIN_F2[3: 0]	3:0	Main window SST static moti	on temporal difference gain.
20h ~ 25h	-	7:0	Default: -	Access: -



TDDI Regi	ster (Bank = 102F, Su	ub-bai	nk = 22)	
Index (Absolute)	Mnemonic	Bit	Description	
(102F40h ~ 102F4Bh)	-	-	Reserved.	
40h	REG102F80	7:0	Default: 0x00	Access: R/W
(102F80h)	ADAPT_MED_EN_F1	7	Sub window adaptive DFK er	nable.
	-	6:0	Reserved.	
48h	REG102F90	7:0	Default: 0x00	Access: R/W
(102F90h)	SST_EN_F1	7	Sub window SST enable.	
	-	6:0	Reserved.	
50h ~ 72h	-	7:0	Default: -	Access: -
(102FA0h ~ 102FE4h)	-	-	Reserved.	
73h	REG102FE6	7:0	Default: 0x00	Access: RO
(102FE6h)	-	7:2	Reserved.	
	FBASE_LVL_STATUS[1:0]	1:0	Frame-based level status.	
78h ~ 7Fh	-	7:0	Default: -	Access: -
(102FF0h ~ 102FFFh)	-	-	Reserved.	



HVSP Register (Bank = 102F, Sub-bank = 23)

HVSP Reg	ister (Bank = 102F, Su	ıb-ba	nk = 23)	
Index (Absolute)	Mnemonic	Bit	Description	
01h	REG102F02	7:0	Default: 0x00	Access: R/W
(102F02h)	INI_FACTOR_HO_F2[7:0]	7:0	Main window horizontal initia	l factor.
01h	REG102F03	7:0	Default: 0x00	Access: R/W
(102F03h)	INI_FACTOR_HO_F2[15:8]	7:0	See description of '102F02h'.	_
02h	REG102F04	7:0	Default: 0x00	Access: R/W
(102F04h)	-	7:4	Reserved.	
	INI_FACTOR_HO_F2[19:16	3:0	See description of '102F02h'.	
03h	REG102F06	7:0	Default: 0x00	Access: R/W
(102F06h)	INI_FACTOR1_VE_F2[7:0]	7:0	Main window vertical initial factor 1.	
03h	REG102F07	7:0	Default: 0x00 Access: R/W	
(102F07h)	INI_FACTOR1_VE_F2[15:8	7:0	See description of '102F06h'.	
04h	REG102F08	7:0	Default: 0x00	Access: R/W
(102F08h)	INI_FACTOR1_VE_F2[23:1 6]	7:0	See description of '102F06h'.	
05h	REG102F0A	7:0	Default: 0x00	Access: R/W
(102F0Ah)	INI_FACTOR2_VE_F2[7:0]	7:0	Main window vertical initial fa	actor 2.
05h	REG102F0B	7:0	Default: 0x00	Access: R/W
(102F0Bh)	INI_FACTOR2_VE_F2[15:8	7:0	See description of '102F0Ah'.	
06h	REG102F0C	7:0	Default: 0x00	Access: R/W
(102F0Ch)	INI_FACTOR2_VE_F2[23:1 6]	7:0	See description of '102F0Ah'.	
07h	REG102F0E	7:0	Default: 0x00	Access: R/W
(102F0Eh)	SCALE_FACTOR_HO_F2[7: 0]	7:0	Main window horizontal scali	ng factor.
07h	REG102F0F	7:0	Default: 0x00	Access: R/W
(102F0Fh)	SCALE_FACTOR_HO_F2[15:8]	7:0	See description of '102F0Eh'.	
08h	REG102F10	7:0	Default: 0x00	Access: R/W
(102F10h)	SCALE_FACTOR_HO_F2[23:16]	7:0	See description of '102F0Eh'.	



Index (Absolute)	Mnemonic	Bit	Description	
08h	REG102F11	7:0	Default: 0x00	Access: R/W
(102F11h)	-	7:1	Reserved.	
	SCALE_HO_EN_F2	0	Main window horizontal scalin	ng enable.
09h	REG102F12	7:0	Default: 0x00	Access: R/W
(102F12h)	SCALE_FACTOR_VE_F2[7:0]	7:0	Main window vertical scaling	factor.
09h	REG102F13	7:0	Default: 0x00	Access: R/W
(102F13h)	SCALE_FACTOR_VE_F2[15: 8]	7:0	See description of '102F12h'.	
0Ah	REG102F14	7:0	Default: 0x00	Access: R/W
(102F14h)	SCALE_FACTOR_VE_F2[23: 16]	7:0	See description of '102F12h'.	
0Ah	REG102F15	7:0	Default: 0x80	Access: R/W
(102F15h)	VFAC_DEC1_MD_F2	7	Main window vertical factor of	lec1 mode.
	-	6:1	Reserved.	
	SCALE_VE_EN_F2	0	Main window vertical scaling	enable.
0Bh	REG102F16	7:0	Default: 0x00	Access: R/W
(102F16h)	Y_RAM_SEL_HO_F2	7	Main window horizontal Y sca 0: SRAM 0. 1: SRAM 1.	aling filter SRAM selection.
	Y_RAM_EN_HO_F2	6	Main window horizontal Y sca	aling filter SRAM usage enable.
	C_RAM_SEL_HO_F2	5	Main window horizontal C sca 0: SRAM 0. 1: SRAM 1.	aling filter SRAM selection.
	C_RAM_EN_HO_F2	4	Main window horizontal C sca	aling filter SRAM usage enable.
	MODE_C_HO_F2[2:0]	3:1	Main window horizontal C sca 0: Bypass. 1: Bilinear. 2: ROM Table 0. 3: ROM Table 1. 4: ROM Table 2.	aling filter mode.
	MODE_Y_HO_F2	0	Main window horizontal Y sca 0: Bypass. 1: Bilinear.	aling filter mode.
OBh	REG102F17	7:0	Default: 0x00	Access: R/W



Index (Absolute)	Mnemonic	Bit	Description			
(102F17h)	Y_RAM_SEL_VE_F2	7	Main window vertical Y scalir 0: SRAM 0. 1: SRAM 1.	ing filter SRAM selection.		
	Y_RAM_EN_VE_F2	6	Main window vertical Y scalir	ng filter SRAM usage enable.		
	C_RAM_SEL_VE_F2	5	Main window vertical C scaling filter SRAM selection. 0: SRAM 0. 1: SRAM 1.			
	C_RAM_EN_VE_F2	4	Main window vertical C scalir	Main window vertical C scaling filter SRAM usage enable.		
	MODE_C_VE_F2[2:0]	3:1	0: Bypass. 1: Bilinear. 2: ROM Table 0. 3: ROM Table 1. 4: ROM Table 2.			
	MODE_Y_VE_F2	0				
0Ch	REG102F18	7:0	Default: 0xC0	Access: R/W		
(102F18h)	FORMAT_422_F2	7	Main window data format is	422.		
	422_INTP_F2	6	Main window 422 Cb Cr inter	polation enable.		
	CR_LOAD_INI_F2	5	Main Cr_load initial value.			
	-	4:2	Reserved.			
	VSP_DITH_EN_F2	1	Main window dithering enabl	e for vertical scaling process.		
	HSP_DITH_EN_F2	0	Main window dithering enable	e for horizontal scaling process.		
0Ch	REG102F19	7:0	Default: 0x00	Access: R/W		
(102F19h)	-	7:4	Reserved.			
	VSP_CORING_EN_Y_F2	3	Main window vertical Y corin	g enable.		
	VSP_CORING_EN_C_F2	2	Main window vertical C corin	g enable.		
	HSP_CORING_EN_Y_F2	1	Main window horizontal Y co	ring enable.		
	HSP_CORING_EN_C_F2	0	Main window horizontal C co	ring enable.		
0Dh	REG102F1A	7:0	Default: 0x00	Access: R/W		
(102F1Ah)	HSP_CORING_TH_C_F2[7: 0]	7:0	Main window horizontal C coring threshold.			
0Dh	REG102F1B	7:0	Default: 0x00	Access: R/W		
(102F1Bh)						



HVSP Reg	ister (Bank = 102F, Su	ıb-ba	nk = 23)	
Index (Absolute)	Mnemonic	Bit	Description	
	0]			
0Eh	REG102F1C	7:0	Default: 0x00	Access: R/W
(102F1Ch)	VSP_CORING_TH_C_F2[7: 0]	7:0	Main window vertical C coring threshold.	
0Eh	REG102F1D	7:0	Default: 0x00	Access: R/W
(102F1Dh)	VSP_CORING_TH_Y_F2[7: 0]	7:0	Main window vertical Y coring	g threshold.
0Fh	REG102F1E	7:0	Default: 0x38	Access: R/W
(102F1Eh)	HSP_DE_RING_G_ON_F2	7	Main window horizontal Y de-	-ringing enable.
	HSP_DE_RING_TH1_F2[2: 0]	6:4	Main window horizontal de-ringing threshold1. Main window horizontal de-ringing threshold0.	
	HSP_DE_RING_TH0_F2[3: 0]	3:0		
0Fh	REG102F1F	7:0	Default: 0x58	Access: R/W
(102F1Fh)	HSP_DE_RING_RB_ON_F2	7	Main window horizontal C de-ringing enable. Main window horizontal de-ringing threshold3.	
	HSP_DE_RING_TH3_F2[2: 0]	6:4		
	HSP_DE_RING_TH2_F2[3: 0]	3:0	Main window horizontal de-ri	nging threshold2.
10h	REG102F20	7:0	Default: 0x00	Access: R/W
(102F20h)	HSP_OFFSET_F2[7:0]	7:0	Main window horizontal de-ri	nging offset.
10h	REG102F21	7:0	Default: 0x00	Access: R/W
(102F21h)	HSP_OFFSET2_F2[7:0]	7:0	Main window horizontal de-ri	nging offset2.
11h	REG102F22	7:0	Default: 0x38	Access: R/W
(102F22h)	VSP_DE_RING_G_ON_F2	7	Main window vertical Y de-rir	nging enable.
	VSP_DE_RING_TH1_F2[2:0]	6:4	Main window vertical de-ring	ing threshold1.
	VSP_DE_RING_TH0_F2[3:0]	3:0	Main window vertical de-ringing threshold0.	
11h	REG102F23	7:0	Default: 0x58	Access: R/W
(102F23h)	VSP_DE_RING_RB_ON_F2	7	Main window vertical C de-rir	nging enable.
	VSP_DE_RING_TH3_F2[2:0	6:4	Main window vertical de-ring	ing threshold3.
	VSP_DE_RING_TH2_F2[3:0	3:0	Main window vertical de-ring	ing threshold2.



Index	Mnemonic	Bit	Description	
(Absolute) 12h	REG102F24	7:0	Default: 0x00	Access: R/W
(102F24h)	VSP_OFFSET_F2[7:0]	7:0	Main window vertical de-ring	
`	REG102F25	7:0	Default: 0x00	Access: R/W
(102F25h)	VSP_OFFSET2_F2[7:0]	7:0	Main window vertical de-ringing offset2.	
13h	REG102F26	7:0	Default: 0x00 Access: R/W	
(102F26h)	V_NL_EN_F2	7.0	Main window vertical nonline	
	H_NL_EN_F2	6	Main window horizontal nonlinear scaling enable.	
	-	5:4	Reserved.	
	PREV_BOUND_MD_F2	3	Main window pre-V down sca	aling boundary mode.
	OP_FIELD_SEL_F2	2	Main window field source selection. 0: From output timing. 1: From input timing. Main window field polarity switch.	
	FIELD_POL_F2	1		
	2_INIFAC_MD_F2	0	Main window two initial factors mode.	
13h	REG102F27	7:0	Default: 0x00	Access: R/W
(102F27h)	VSP_3TAP_EN_F2	7	7 Main window vertical 3tap scaling enable.	
	V_NL_W2_LSB_F2	6	Main window vertical nonline	ear scaling width2 LSB.
	V_NL_W1_LSB_F2	5	Main window vertical nonline	ear scaling width1 LSB.
	V_NL_W0_LSB_F2	4	Main window vertical nonline	ear scaling width0 LSB.
	-	3	Reserved.	
	H_NL_W2_LSB_F2	2	Main window horizontal nonl	inear scaling width2 LSB.
	H_NL_W1_LSB_F2	1	Main window horizontal nonl	inear scaling width1 LSB.
	H_NL_W0_LSB_F2	0	Main window horizontal nonl	inear scaling width0 LSB.
14h	REG102F28	7:0	Default: 0x00	Access: R/W
(102F28h)	H_NL_W0_F2[7:0]	7:0	Main window horizontal nonl	inear scaling width0.
14h	REG102F29	7:0	Default: 0x00	Access: R/W
(102F29h)	H_NL_W1_F2[7:0]	7:0	Main window horizontal nonl	inear scaling width1.
15h	REG102F2A	7:0	Default: 0x00	Access: R/W
(102F2Ah)	H_NL_W2_F2[7:0]	7:0	Main window horizontal nonlinear scaling width2.	
15h	REG102F2B	7:0	Default: 0x00	Access: R/W
(102F2Bh)	H_NL_S_INI_F2	7	Main window horizontal nonl	inear scaling initial sign.
	H_NL_D_INI_F2[6:0]	6:0	Main window horizontal nonl	inear scaling initial value.
16h	REG102F2C	7:0	Default: 0x00	Access: R/W



Index	Mnemonic	Bit	Description	
(Absolute)	WITETHORIC	DIL	Description	
(102F2Ch)	H_NL_D0_F2[7:0]	7:0	Main window horizontal nonl	inear scaling delta 0.
16h	REG102F2D	7:0	Default: 0x00	Access: R/W
(102F2Dh)	H_NL_D1_F2[7:0]	7:0	Main window horizontal nonl	inear scaling delta 1.
17h	REG102F2E	7:0	Default: 0x00	Access: R/W
(102F2Eh)	V_NL_W0_F2[7:0]	7:0	Main window vertical nonline	ear scaling width0.
17h	REG102F2F	7:0	Default: 0x00	Access: R/W
(102F2Fh)	V_NL_W1_F2[7:0]	7:0	Main window vertical nonline	ear scaling width1.
18h	REG102F30	7:0	Default: 0x00	Access: R/W
(102F30h)	V_NL_W2_F2[7:0]	7:0	Main window vertical nonline	ear scaling width2.
18h	REG102F31	7:0	Default: 0x00	Access: R/W
(102F31h)	V_NL_S_INI_F2	7	Main window vertical nonlinear scaling initial sign.	
	V_NL_D_INI_F2[6:0]	6:0	Main window vertical nonline	ear scaling initial value.
19h	REG102F32	7:0	Default: 0x00	Access: R/W
(102F32h)	V_NL_D0_F2[7:0]	7:0	Main window vertical nonline	ear scaling delta 0.
19h	REG102F33	7:0	Default: 0x00	Access: R/W
(102F33h)	V_NL_D1_F2[7:0]	7:0	Main window vertical nonline	ear scaling delta 1.
1Bh	-	7:0	Default: -	Access: -
(102F36h)	-	-	Reserved.	
1Ch	REG102F38	7:0	Default: 0x00	Access: R/W
(102F38h)	DY_FACTOR_HO[7:0]	7:0	Dynamic horizontal scaling fa	actor.
1Ch	REG102F39	7:0	Default: 0x00	Access: R/W
(102F39h)	DY_FACTOR_HO[15:8]	7:0	See description of '102F38h'	
1Dh	REG102F3A	7:0	Default: 0x10	Access: R/W
(102F3Ah)	DY_FACTOR_HO[23:16]	7:0	See description of '102F38h'	
<u> </u>	REG102F3C	7:0	Default: 0x00	Access: R/W
(102F3Ch)	DY_FACTOR_VE[7:0]	7:0	Dynamic vertical scaling fact	or.
1Eh	REG102F3D	7:0	Default: 0x00	Access: R/W
(102F3Dh)	DY_FACTOR_VE[15:8]	7:0	See description of '102F3Ch'	
1Fh	REG102F3E	7:0	Default: 0x10	Access: R/W
(102F3Eh)	DY_FACTOR_VE[23:16]	7:0	O See description of '102F3Ch'.	
1Fh	REG102F3F	7:0	Default: 0x00	Access: R/W
(102F3Fh)	DY_SELECT	7	Dynamic scaling factor usage	е.
			0: For main window.	



Index (Absolute)	Mnemonic	Bit	Description
			1: For sub window.
	-	6:0	Reserved.
28h	REG102F51	7:0	Default: 0x00 Access: R/W
(102F51h)	-	7:1	Reserved.
	SCALE_HO_EN_F1	0	Sub window horizontal scaling enable.
2Ah	REG102F55	7:0	Default: 0x00 Access: R/W
(102F55h)	-	7:1	Reserved.
	SCALE_VE_EN_F1	0	Sub window vertical scaling enable.
2Bh	REG102F56	7:0	Default: 0x00 Access: R/W
(102F56h)	Y_RAM_SEL_HO_F1	7	Sub window horizontal Y scaling filter SRAM selection. 0: SRAM 0. 1: SRAM 1.
	Y_RAM_EN_HO_F1	6	Sub window horizontal Y scaling filter SRAM usage enable
	C_RAM_SEL_HO_F1	5	Sub window horizontal C scaling filter SRAM selection. 0: SRAM 0. 1: SRAM 1.
C_RAM_EN_HO_F1 4 Sub window horizontal C sc	Sub window horizontal C scaling filter SRAM usage enable		
	MODE_C_HO_F1[2:0]	3:1	Sub window horizontal C scaling filter mode. 0: Bypass. 1: Bilinear. 2: ROM Table 0. 3: ROM Table 1. 4: ROM Table 2.
	MODE_Y_HO_F1	0	Sub window horizontal Y scaling filter mode. 0: Bypass. 1: Bilinear.
2Bh	REG102F57	7:0	Default: 0x00 Access: R/W
(102F57h)	Y_RAM_SEL_VE_F1	7	Sub window vertical Y scaling filter SRAM selection. 0: SRAM 0. 1: SRAM 1.
	Y_RAM_EN_VE_F1	6	Sub window vertical Y scaling filter SRAM usage enable.
	C_RAM_SEL_VE_F1	5	Sub window vertical C scaling filter SRAM selection. 0: SRAM 0. 1: SRAM 1.
	C_RAM_EN_VE_F1	4	Sub window vertical C scaling filter SRAM usage enable.
	MODE_C_VE_F1[2:0]	3:1	Sub window vertical C scaling filter mode.



Index (Absolute)	Mnemonic	Bit	Description	
			0: Bypass.	
			1: Bilinear.	
			2: ROM Table 0.	
			3: ROM Table 1. 4: ROM Table 2.	
	MODE_Y_VE_F1	0	Sub window vertical Y scaling 0: Bypass. 1: Bilinear.	g filter mode.
2Ch	REG102F58	7:0	Default: 0x80	Access: R/W
(102F58h)	FORMAT_422_F1	7	Sub window data format is 4	22.
	-	6:2	Reserved.Sub window dithering enable for vertical scaling proce	
	VSP_DITH_EN_F1	1		
	HSP_DITH_EN_F1	0	Sub window dithering enable	e for horizontal scaling process.
2Ch	REG102F59	7:0	Default: 0x00	Access: R/W
(102F59h)	-	7:4	Reserved.	
-	VSP_CORING_EN_Y_F1	3	Sub window vertical Y coring enable.	
	VSP_CORING_EN_C_F1	2	Sub window vertical C coring enable.	
	HSP_CORING_EN_Y_F1	1	Sub window horizontal Y cor	ing enable.
	HSP_CORING_EN_C_F1	0	Sub window horizontal C cor	ing enable.
41h	REG102F82	7:0	Default: 0x00	Access: R/W
(102F82h)	-	7:2	Reserved.	
	CRAM_RW_EN	1	C SRAM read/write enable.	
	YRAM_RW_EN	0	Y SRAM read/write enable.	
41h	REG102F83	7:0	Default: 0x00	Access: R/W
(102F83h)	-	7:2	Reserved.	
	RAM_R_PULSE	1	SRAM read data pulse.	
	RAM_W_PULSE	0	SRAM write data pulse.	
42h	REG102F84	7:0	Default: 0x00	Access: R/W
(102F84h)	RAM_ADDR[7:0]	7:0	SRAM read/write address. 0: Address 0~127. 1: Address 128~255.	
43h	REG102F86	7:0	Default: 0x00	Access: R/W
(102F86h)	RAM_WDATA[7:0]	7:0	SRAM write data.	•
43h	REG102F87	7:0	Default: 0x00	Access: R/W



ndex (Absolute)	Mnemonic	Bit	Description	
(102F87h)	RAM_WDATA[15:8]	7:0	See description of '102F86h'	
14h	REG102F88	7:0	Default: 0x00	Access: R/W
(102F88h)	RAM_WDATA[23:16]	7:0	See description of '102F86h'	
14h	REG102F89	7:0	Default: 0x00	Access: R/W
(102F89h)	RAM_WDATA[31:24]	7:0	See description of '102F86h'	
15h	REG102F8A	7:0	Default: 0x00	Access: R/W
(102F8Ah)	RAM_WDATA[39:32]	7:0	See description of '102F86h'	
16h	REG102F8C	7:0	Default: 0x00	Access: RO
(102F8Ch)	RAM_RDATA[7:0]	7:0	SRAM read data.	
16h	REG102F8D	7:0	Default: 0x00	Access: RO
(102F8Dh)	RAM_RDATA[15:8]	7:0	See description of '102F8Ch'	
17h	REG102F8E	7:0	Default: 0x00	Access: RO
(102F8Eh)	RAM_RDATA[23:16]	7:0	See description of '102F8Ch'.	
17h	REG102F8F	7:0	Default: 0x00	Access: RO
102F8Fh)	RAM_RDATA[31:24]	7:0	See description of '102F8Ch'	
<u> </u>	REG102F90	7:0	Default: 0x00	Access: RO
102F90h)	RAM_RDATA[39:32]	7:0	See description of '102F8Ch'	•
1h	REG102FA2	7:0	Default: 0x41	Access: R/W
102FA2h)	SIMPLE_INTP	7	Simple interpolation for 422	to 444 conversion.
	FACTOR_MANUAL	6	Vertical factor manual mode	
	VDOWN_SEL	5	Vertical scaling down selection	on.
			0: Bottom.	
	LIDOWAL CEL		1: Top.	-41
	HDOWN_SEL	4	Horizontal scaling down sele 0: Bottom.	ction.
			1: Top.	
	-	3	Reserved.	
	PSEUDO_VCLR_NO[1:0]	2:1	Dither pseudo code Vsync cl	ear number.
	PSEUDO_VCLR_EN	0	Dither pseudo code Vsync cl	
52h	REG102FA5	7:0	Default: 0x00	Access: R/W
(102FA5h)	FBL_R_TRIG_SEL	7	FBL read trigger selection.	
			0: Command finish.	
			1: DE end.	
	İ	6:0	Reserved.	



Index	Mnemonic	Bit	Description		
(Absolute)					
53h	REG102FA7	7:0	Default: 0x08	Access: R/W	
(102FA7h)	3DLR_SIDE2LINE_EN	7	3D LR side-by-side to line-to	-line enable.	
	-	6:0	Reserved.		
58h ~ 5Fh	-	7:0	Default: -	Access: -	
(102FB0h ~ 102FBFh)	-	-	Reserved.		
60h	REG102FC0	7:0	Default: 0x80	Access: R/W	
(102FC0h)	CTI_STEP_F2[1:0]	7:6	Main window CTI step.		
	-	5:3	Reserved.		
	CTI_LPF_COEF_F2[2:0]	2:0	Main window CTI LPF coefficients.		
61h	REG102FC3	7:0	Default: 0x00 Access: R/W		
(102FC3h)	CTI_EN_F2	7	Main window CTI enable.		
	-	6:0	Reserved.		
62h	REG102FC4	7:0	Default: 0x00	Access: R/W	
(102FC4h)	-	7:4	Reserved.		
	CTI_MUTUAL_THD_F2[3:0]	3:0	Main window CTI mutual threshold.		
	REG102FC5	7:0	Default: 0x03	Access: R/W	
(102FC5h)	-	7:3	Reserved.		
	CTI_MUTUAL_STEP_F2[2:0	2:0	Main window CTI mutual ste	Main window CTI mutual step.	
63h	REG102FC6	7:0	Default: 0x03	Access: R/W	
(102FC6h)	-	7:2	Reserved.		
	CTI_PATCH_MODE_F2[1:0	1:0	Main window CTI patch mode. 0: None. 1: Trans. 2: CLFP/WTS. 3: Both.		
64h	REG102FC8	7:0	Default: 0x00	Access: R/W	
(102FC8h)	-	7:5	Reserved.		
	CTI_TRANS_OFFSET_F2[4: 0]	4:0	Main window CTI mutual lev	el patch threshold.	
64h	REG102FC9	7:0	Default: 0x28	Access: R/W	
(102FC9h)	-	7:6	Reserved.		
	CTI_TRANS_SLOPE_F2[5:0	5:0	Main window CTI mutual trans level slope gain.		



Index (Absolute)	Mnemonic	Bit	Description	
]			
55h	REG102FCA	7:0	Default: 0x10	Access: R/W
102FCAh)	-	7:5	Reserved.	
	CTI_CLFP_OFFSET_F2[4:0]	4:0	Main window CTI mutual C low freq threshold.	
ōh	REG102FCB	7:0	Default: 0x14	Access: R/W
102FCBh)	-	7:6	Reserved.	
	CTI_CLFP_SLOPE_F2[5:0]	5:0	Main window CTI mutual C low freq slope gain.	
6h	REG102FCC	7:0	Default: 0x00	Access: R/W
102FCCh)	-	7:1	Reserved.	
	CTI_CLFP_STEP_F2	0	Main window CTI mutual C low freq step.	
'0h	REG102FE0	7:0	Default: 0x00	Access: R/W
02FE0h)	-	7:3	Reserved.	
	CTI_LPF_COEF_F1[2:0]	2:0	Sub window CTI LPF coefficients.	
(4005501)	REG102FE3	7:0	Default: 0x00	Access: R/W
	CTI_EN_F1	7	Sub window CTI enable.	
	-	6:0	Reserved.	
7h	REG102FEF	7:0	Default: 0x00	Access: R/W
02FEFh)	-	7:1	Reserved.	
	EXTRA_FACTOR_EN	0	Extra horizontal initial factor	enable.
8h	REG102FF0	7:0	Default: 0x00	Access: R/W
102FF0h)	EXTRA_INI_FACTOR_HO_1 [7:0]	7:0	Extra horizontal initial factor	1.
8h	REG102FF1	7:0	Default: 0x00	Access: R/W
02FF1h)	EXTRA_INI_FACTOR_HO_2 [7:0]	7:0	Extra horizontal initial factor	2.
9h	REG102FF2	7:0	Default: 0x00	Access: R/W
(102FF2h)	EXTRA_INI_FACTOR_HO_3 [7:0]	7:0	Extra horizontal initial factor 3.	
9h	REG102FF3	7:0	Default: 0x00	Access: R/W
(102FF3h)	EXTRA_INI_FACTOR_HO_4 [7:0]	7:0	Extra horizontal initial factor	4.



FRC Register (Bank = 102F, Sub-bank = 24)

FRC Regis	ter (Bank = 102F, Sub	o-ban	k = 24)		
Index (Absolute)	Mnemonic	Bit	Description		
3Fh	REG102F7E	7:0	Default: 0x13	Access: R/W	
(102F7Eh)	-	7:5	Reserved.		
	TAILCUT	4	TAILCUT enable.		
	NOISE_DITH_DISABLE	3	PAFRC mixed with noise dither disable. 0: Disable. 1: Enable.		
	DITH_BITS	2	Dithering bits. 0: 2-bits. 1: 4-bits.		
0: Ignore TCON gamma/di		TCON FRC_GAMMA function of the control of the contr	dither turn off signal. n turn off by TCON		
	FRC_ON	0	PAFRC enable.		
40h	REG102F80	7:0	Default: 0x00 Access: R/W		
	BOX_ROTATE_EN	7	Box A/B/C/D relation rotation enable.		
	TOP_BOX_UNIT_FLAG[1:0]	6:5	Top box A/B/C/D swap flag. 00: Per 2x2 box. 01: Per 4x4 box. 1x: Per 8x8 box.		
	TOP_BOX_FREEZE	4	Top box freeze.		
	TOP_BOX_SHRINK	3	Top box shrink to 2x2 from 4	x4.	
	FR_C2_BIT	2	Top box frame rotation step I 0: Bit[0]. 1: Bit[1].	oit location for codexx10.	
	C2X2_ROT_B_DIR_S	1	C 2x2 block rotation direction 0: Clockwise. 1: Counterclockwise, 2nd.		
	D2X2_ROT_B_DIR_S	0	D 2x2 block rotation direction. 0: Clockwise. 1: Counterclockwise, 2nd.		
40h	REG102F81	7:0	Default: 0x00	Access: R/W	
(102F81h)	-	7	Reserved.		
	G_V_SWAP	6	Green channel vertical swap,	avoid polarity not consistent.	
	G_H_SWAP	5	Green channel horizontal swap	o, avoid polarity not consistent.	



Index	Mnemonic	Bit	Description		
(Absolute)	B_D_SWAP	4	Blue channel diagonal swap.		
	BOX_FR_SW	3	FRAME_CNT bit [1:0] swap for	or hov rotate	
	BOX4X4_FR_SW	2	FRAME_CNT bit [1:0] swap to		
	BOX8X8_ROT_UNIT	1	0: Rotate step under per A, B, C or D. 1: Rotate step between A/B/C/D.		
	BOX_FREEZE	0	Box local rotation freeze.		
41h	REG102F82	7:0	Default: 0x00	Access: R/W	
(102F82h)	C2X2_ROT_G_DIR	7	C 2x2 block rotation direction. 0: Clockwise. 1: Counterclockwise.		
	D2X2_ROT_G_DIR	6	D 2x2 block rotation direction.0: Clockwise.1: Counterclockwise.		
	C2X2_ROT_G_DIR_S	5	C 2x2 block rotation direction. 0: Clockwise. 1: Counterclockwise, 2nd.		
	D2X2_ROT_G_DIR_S	4	D 2x2 block rotation direction.0: Clockwise.1: Counterclockwise, 2nd.		
	A2X2_ROT_B_DIR	3	A 2x2 block rotation direction. 0: Clockwise. 1: Counterclockwise.		
	B2X2_ROT_B_DIR	2	B 2x2 block rotation direction. 0: Clockwise. 1: Counterclockwise.		
	C2X2_ROT_B_DIR	1	C 2x2 block rotation direction 0: Clockwise. 1: Counterclockwise.	1.	
	D2X2_ROT_B_DIR	0	D 2x2 block rotation direction 0: Clockwise. 1: Counterclockwise.	1.	
41h	REG102F83	7:0	Default: 0x00	Access: R/W	
(102F83h)	A2X2_ROT_R_DIR	7	A 2x2 block rotation direction 0: Clockwise. 1: Counterclockwise.). -	
	B2X2_ROT_R_DIR	6	B 2x2 block rotation direction. 0: Clockwise.		



Index (Absolute)	Mnemonic	Bit	Description	
			1: Counterclockwise.	
	C2X2_ROT_R_DIR	5	C 2x2 block rotation direction0: Clockwise.1: Counterclockwise.	n.
	D2X2_ROT_R_DIR	4	D 2x2 block rotation direction.0: Clockwise.1: Counterclockwise.	
	C2X2_ROT_R_DIR_S	3 C 2x2 block rotation direction.0: Clockwise.1: Counterclockwise, 2nd.		1.
	D2X2_ROT_R_DIR_S 2 D 2x2 block rotation direction. 0: Clockwise. 1: Counterclockwise, 2nd. A2X2_ROT_G_DIR 1 A 2x2 block rotation direction. 0: Clockwise. 1: Counterclockwise.		า.	
			n.	
	B2X2_ROT_G_DIR	0	B 2x2 block rotation direction.Clockwise.Counterclockwise.	
42h	REG102F84	7:0	Default: 0x00	Access: R/W
(102F84h)	TOP_BOX_FR_SEQ2[7:0]	7:0	Top box frame 2nd 4 frame r	rotation step.
42h	REG102F85	7:0	Default: 0x00	Access: R/W
(102F85h)	TOP_BOX_FR_SEQ1[7:0]	7:0	Top box frame 1st 4 frame ro	otation step.
43h	REG102F86	7:0	Default: 0x00	Access: R/W
(102F86h)	TOP_BOX_FR_SEQ4[7:0]	7:0	Top box frame 4th 4 frame re	otation step.
43h	REG102F87	7:0	Default: 0x00	Access: R/W
(102F87h)	TOP_BOX_FR_SEQ3[7:0]	7:0	Top box frame 3rd 4 frame re	otation step.
44h	REG102F88	7:0	Default: 0x00	Access: R/W
(102F88h)	TOP_BOX_FR_C2_SEQ34[7 :0]	7:0	7:0 Top box frame 3rd/4th 4 frame rotation step for continuous frame 3rd/4th 4 frame rotation step frame 3rd/4th 4 frame rotation step frame 3rd/4th 4 frame rotation step frame 3rd/4th 4 frame 3rd/4th 4 frame rotation step frame 3rd/4th 4 frame rotation step frame 3rd/4th 4 frame 3rd/4th	
44h	REG102F89	7:0	Default: 0x00	Access: R/W
(102F89h)	TOP_BOX_FR_C2_SEQ12[7 :0]	7:0	Top box frame 1st/2nd 4 frame	me rotation step for codexx10.
45h	REG102F8A	7:0	Default: 0x00	Access: R/W
(102F8Ah)	BOX_A_ROT_DIR	7	Location A frame counter direction. 0: Clockwise.	



Index (Absolute)	Mnemonic	Bit	Description	
			1: Back.	
	BOX_B_ROT_DIR	6	Location B frame counter direction or Clockwise. 1: Back.	ection.
	BOX_C_ROT_DIR	5	Location C frame counter direction C: Clockwise. 1: Back.	ection.
	BOX_D_ROT_DIR	4	Location D frame counter direction. 0: Clockwise. 1: Back.	
	-	3:0	Reserved.	
45h	REG102F8B	7:0	Default: 0x00	Access: R/W
(102F8Bh)	BOX8X8_ROT_00[1:0]	7:6	Box8x8 entity 00 rotation step by reference.	
	BOX8X8_ROT_01[1:0]	5:4	Box8x8 entity 01 rotation ste	p by reference.
	BOX8X8_ROT_11[1:0]	3:2	Box8x8 entity 11 rotation ste	p by reference.
	BOX8X8_ROT_10[1:0]	1:0	Box8x8 entity 10 rotation ste	p by reference.
46h	REG102F8C	7:0	Default: 0x00	Access: R/W
(102F8Ch)	B_LU_00[1:0]	7:6	B 2x2 block left up entity.	
	B_RU_01[1:0]	5:4	B 2x2 block right up entity.	
	B_RD_11[1:0]	3:2	B 2x2 block right down entity.	
	B_LD_10[1:0]	1:0	B 2x2 block left down entity.	
46h	REG102F8D	7:0	Default: 0x00	Access: R/W
(102F8Dh)	A_LU_00[1:0]	7:6	A 2x2 block left up entity.	
	A_RU_01[1:0]	5:4	A 2x2 block right up entity.	
	A_RD_11[1:0]	3:2	A 2x2 block right down entity	<i></i>
	A_LD_10[1:0]	1:0	A 2x2 block left down entity.	
47h	REG102F8E	7:0	Default: 0x00	Access: R/W
(102F8Eh)	D_LU_00[1:0]	7:6	D 2x2 block left up entity.	
	D_RU_01[1:0]	5:4	D 2x2 block right up entity.	
	D_RD_11[1:0]	3:2	D 2x2 block right down entity	y.
	D_LD_10[1:0]	1:0	D 2x2 block left down entity.	
47h	REG102F8F	7:0	Default: 0x00	Access: R/W
(102F8Fh)	C_LU_00[1:0]	7:6	C 2x2 block left up entity.	
	C_RU_01[1:0]	5:4	C 2x2 block right up entity.	



Index (Absolute)	Mnemonic	Bit	Description	
	C_RD_11[1:0]	3:2	C 2x2 block right down entity	<i>1</i> .
	C_LD_10[1:0]	1:0	C 2x2 block left down entity.	
48h	REG102F90	7:0	Default: 0x00	Access: R/W
(102F90h)	D_LU_00_S[1:0]	7:6	D 2x2 block left up entity, 2n	d.
	D_RU_01_S[1:0]	5:4	D 2x2 block right up entity, 2nd.	
	D_RD_11_S[1:0]	3:2	D 2x2 block right down entity	/, 2nd.
	D_LD_10_S[1:0]	1:0	D 2x2 block left down entity,	2nd.
48h	REG102F91	7:0	Default: 0x00	Access: R/W
(102F91h)	C_LU_00_S[1:0]	7:6	C 2x2 block left up entity, 2nd.	
	C_RU_01_S[1:0]	5:4	C 2x2 block right up entity, 2	nd.
	C_RD_11_S[1:0]	3:2	C 2x2 block right down entity, 2nd.	
	C_LD_10_S[1:0]	1:0	C 2x2 block left down entity, 2nd.	
49h	REG102F92	7:0	Default: 0x00 Access: R/W	
(102F92h)	BOX_B_LU_00[1:0]	7:6	Location B block A LSB 2 bits	plus value.
	BOX_B_RU_01[1:0]	5:4	Location B block B LSB 2 bits plus value.	
	BOX_B_RD_11[1:0]	3:2	Location B block C LSB 2 bits plus value.	
	BOX_B_LD_10[1:0]	1:0	Location B block D LSB 2 bits	plus value.
49h	REG102F93	7:0	Default: 0x00	Access: R/W
(102F93h)	BOX_A_LU_00[1:0]	7:6	Location A block A LSB 2 bits	plus value.
	BOX_A_RU_01[1:0]	5:4	Location A block B LSB 2 bits	plus value.
	BOX_A_RD_11[1:0]	3:2	Location A block C LSB 2 bits	plus value.
	BOX_A_LD_10[1:0]	1:0	Location A block D LSB 2 bits	plus value.
4Ah	REG102F94	7:0	Default: 0x00	Access: R/W
(102F94h)	BOX_D_LU_00[1:0]	7:6	Location D block A LSB 2 bits	plus value.
	BOX_D_RU_01[1:0]	5:4	Location D block B LSB 2 bits	plus value.
	BOX_D_RD_11[1:0]	3:2	Location D block C LSB 2 bits	plus value.
	BOX_D_LD_10[1:0]	1:0	Location D block D LSB 2 bits	plus value.
4Ah	REG102F95	7:0	Default: 0x00	Access: R/W
(102F95h)	BOX_C_LU_00[1:0]	7:6	Location C block A LSB 2 bits	plus value.
	BOX_C_RU_01[1:0]	5:4	Location C block B LSB 2 bits	plus value.
	BOX_C_RD_11[1:0]	3:2	Location C block C LSB 2 bits	plus value.
	BOX_C_LD_10[1:0]	1:0	Location C block D LSB 2 bits	plus value.



XV_YCC Register (Bank = 102F, Sub-bank = 25)

Index	Mnemonic	Bit	Description	
(Absolute)				
01h	REG102F02	7:0	Default: 0x00	Access: R/W
(102F02h)	-	7	Reserved.	
	POST_MAIN_NOISE_ROUN D_EN	6	Main window post noise roun	iding enable.
	POST_MAIN_CON_EN	5	Main window post contrast e	nable.
	POST_MAIN_BRI_EN	4	Main window post brightness	enable.
	-	3:0	Reserved.	
1h ~ 10h	-	7:0	Default: -	Access: -
102F03h ~ 02F21h)	-	-	Reserved.	
1h	REG102F22	7:0	Default: 0x00	Access: R/W
02F22h)	-	7	Reserved.	
	POST_SUB_NOISE_ROUND _EN	6	Sub window post noise rounding enable.	
	POST_SUB_CON_EN	5	Sub window post contrast enable.	
	POST_SUB_BRI_EN	4	Sub window post brightness enable.	
	-	3:0	Reserved.	
1h ~ 20h	-	7:0	Default: -	Access: -
02F23h ~)2F41h)	-	-	Reserved.	
1h	REG102F42	7:0	Default: 0x00	Access: R/W
02F42h)	POST_MAIN_R_BRI_OFFSE T[7:0]	7:0	Main window post R channel	offset.
1h	REG102F43	7:0	Default: 0x00	Access: R/W
02F43h)	-	7:3	Reserved.	
	POST_MAIN_R_BRI_OFFSE T[10:8]	2:0	See description of '102F42h'.	
2h	REG102F44	7:0	Default: 0x00	Access: R/W
02F44h)	POST_MAIN_G_BRI_OFFSE T[7:0]	7:0	Main window post G channel	offset.
2h	REG102F45	7:0	Default: 0x00	Access: R/W
02F45h)	-	7:3	Reserved.	
	POST_MAIN_G_BRI_OFFSE T[10:8]	2:0	See description of '102F44h'.	



Index (Absolute)	Mnemonic	Bit	Description	
23h	REG102F46	7:0	Default: 0x00	Access: R/W
102F46h)	POST_MAIN_B_BRI_OFFSE T[7:0]	7:0	Main window post B channel	offset.
.3h	REG102F47	7:0	Default: 0x00	Access: R/W
02F47h)	-	7:3	Reserved.	
	POST_MAIN_B_BRI_OFFSE T[10:8]	2:0	See description of '102F46h'.	
4h	REG102F48	7:0	Default: 0x00	Access: R/W
102F48h)	POST_MAIN_R_CON_GAIN [7:0]	7:0	Main window post R channel	gain.
4h	REG102F49	7:0	Default: 0x00	Access: R/W
02F49h)	-	7:4	Reserved.	
	POST_MAIN_R_CON_GAIN [11:8]	3:0	See description of '102F48h'.	
5h	REG102F4A	7:0	Default: 0x00	Access: R/W
02F4Ah)	POST_MAIN_G_CON_GAIN [7:0]	7:0	Main window post G channel gain.	
5h	REG102F4B	7:0	Default: 0x00	Access: R/W
)2F4Bh)	-	7:4	Reserved.	
	POST_MAIN_G_CON_GAIN [11:8]	3:0	See description of '102F4Ah'.	
6h	REG102F4C	7:0	Default: 0x00	Access: R/W
02F4Ch)	POST_MAIN_B_CON_GAIN [7:0]	7:0	Main window post B channel	gain.
6h	REG102F4D	7:0	Default: 0x00	Access: R/W
02F4Dh)	-	7:4	Reserved.	
	POST_MAIN_B_CON_GAIN [11:8]	3:0	See description of '102F4Ch'	
7h	REG102F4E	7:0	Default: 0x00	Access: R/W
102F4Eh)	POST_SUB_R_BRI_OFFSET [7:0]	7:0	Sub window post R channel offset.	
7h	REG102F4F	7:0	Default: 0x00	Access: R/W
02F4Fh)	-	7:3	Reserved.	
1021 4111)	POST_SUB_R_BRI_OFFSET [10:8]	2:0	See description of '102F4Eh'.	



Index (Absolute)	Mnemonic	Bit	Description		
28h	REG102F50	7:0	Default: 0x00	Access: R/W	
102F50h)	POST_SUB_G_BRI_OFFSET [7:0]	7:0	Sub window post G channel	l offset.	
!8h	REG102F51	7:0	Default: 0x00	Access: R/W	
102F51h)	-	7:3	Reserved.		
	POST_SUB_G_BRI_OFFSET [10:8]	2:0	See description of '102F50h'		
9h	REG102F52	7:0	Default: 0x00	Access: R/W	
102F52h)	POST_SUB_B_BRI_OFFSET [7:0]	7:0	Sub window post B channel offset.		
9h	REG102F53	7:0	Default: 0x00	Access: R/W	
102F53h)	-	7:3	Reserved.		
	POST_SUB_B_BRI_OFFSET 2:0 See description of '102F52h'. [10:8]				
Ah	REG102F54	7:0	Default: 0x00	Access: R/W	
102F54h)	POST_SUB_R_CON_GAIN[7:0]	7:0	Sub window post R channel	ow post R channel gain.	
?Ah	REG102F55	7:0	Default: 0x00	Access: R/W	
102F55h)	-	7:4	Reserved.		
	POST_SUB_R_CON_GAIN[11:8]	3:0	See description of '102F54h'.		
Bh	REG102F56	7:0	Default: 0x00	Access: R/W	
102F56h)	POST_SUB_G_CON_GAIN[7:0]	7:0	Sub window post G channel	I gain.	
2Bh	REG102F57	7:0	Default: 0x00	Access: R/W	
102F57h)	-	7:4	Reserved.		
	POST_SUB_G_CON_GAIN[11:8]	3:0	See description of '102F56h'		
:Ch	REG102F58	7:0	Default: 0x00	Access: R/W	
102F58h)	POST_SUB_B_CON_GAIN[7:0]	7:0	Sub window post B channel	gain.	
2Ch	REG102F59	7:0	Default: 0x00	Access: R/W	
102F59h)	-	7:4	Reserved.		
	POST_SUB_B_CON_GAIN[1 1:8]	3:0	See description of '102F58h'		



XV_YCC Register (Bank = 102F, Sub-bank = 25)					
Index (Absolute)	Mnemonic	Bit	Description		
2Dh ~ 6Ah	-	7:0	Default: -	Access: -	
(102F5Ah ~ 102FD4h)	-	-	Reserved.		



SPIKE_NR Register (Bank = 102F, Sub-bank = 26)

SPIKE_NR	Register (Bank = 1	02F, Su	b-bank = 26)	
Index (Absolute)	Mnemonic	Bit	Description	
50h	REG102FA0	7:0	Default: 0x44	Access: R/W
(102FA0h)	-	7:6	Reserved.	
	V_C_LPF_EN_F1	5	Vertical C Low Pass Filter En	able F1.
	SPIKE_NR_EN_F1	4	Spike NR Enable F1.	
	SPIKE_NR_MR_EN	3	Spike NR motion ratio enable.	
	-	2	Reserved.	
	V_C_LPF_EN_F2	1	Vertical C Low Pass Filter En	able F2.
	SPIKE_NR_EN_F2	0	Spike NR Enable F2.	
50h	REG102FA1	7:0	Default: 0x00	Access: R/W
(102FA1h)	-	7:4	Reserved.	
	SPIKE_NR_COEF[3:0]	3:0	Spike NR Coefficient.	
51h	-	7:0	Default: -	Access: -
(102FA2h)	-	-	Reserved.	
51h	REG102FA3	7:0	Default: 0x00	Access: R/W
(102FA3h)	-	7:5	Reserved.	
	P_THRD_1[4:0]	4:0	Spike NR P threshold 1.	
52h	REG102FA4	7:0	Default: 0x00	Access: R/W
(102FA4h)	P_THRD_2[7:0]	7:0	Spike NR P threshold 2.	
52h	REG102FA5	7:0	Default: 0x00	Access: R/W
(102FA5h)	P_THRD_3[7:0]	7:0	Spike NR P threshold 3.	
53h	REG102FA6	7:0	Default: 0x00	Access: R/W
(102FA6h)	-	7	Reserved.	,
	D_31_STEP[2:0]	6:4	Spike NR D31 Step.	
	-	3	Reserved.	
	D_11_21_STEP[2:0]	2:0	Spike NR D11_21 Step.	
53h	REG102FA7	7:0	Default: 0x00	Access: R/W
(102FA7h)	-	7:3	Reserved.	
	YP_22_STEP[2:0]	2:0	Spike NR YP22 Step.	
54h	REG102FA8	7:0	Default: 0x00	Access: R/W
(102FA8h)	-	7:5	Reserved.	'
	SPK_MR_LPF_EN_F1	4	Spike NR motion ratio low pamask).	ass filter enable F1 (LPF is 3x3



	Register (Bank = 10)			
Index (Absolute)	Mnemonic	Bit	Description	
	-	3:1	Reserved.	
	SPK_MR_LPF_EN_F2	0	Spike NR motion ratio low mask).	pass filter enable F2 (LPF is 3x3
54h	-	7:0	Default: -	Access: -
(102FA9h)	-	-	Reserved.	
55h	REG102FAA	7:0	Default: 0x10	Access: R/W
(102FAAh)	SPIKE_NR_MOTION_LUT_ 0[7:0]	7:0	Spike NR motion ratio look	-up-table 0.
55h	REG102FAB	7:0	Default: 0x32	Access: R/W
(102FABh)	SPIKE_NR_MOTION_LUT_ 1[7:0]	7:0	Spike NR motion ratio look	-up-table 1.
56h	REG102FAC	7:0	Default: 0x54	Access: R/W
(102FACh)	SPIKE_NR_MOTION_LUT_ 2[7:0]	7:0	Spike NR motion ratio look	-up-table 2.
56h	REG102FAD	7:0	Default: 0x76	Access: R/W
(102FADh)	SPIKE_NR_MOTION_LUT_ 3[7:0]	7:0	Spike NR motion ratio look	-up-table 3.
57h	REG102FAE	7:0	Default: 0x98	Access: R/W
(102FAEh)	SPIKE_NR_MOTION_LUT_ 4[7:0]	7:0	Spike NR motion ratio look	-up-table 4.
57h	REG102FAF	7:0	Default: 0xBA	Access: R/W
(102FAFh)	SPIKE_NR_MOTION_LUT_ 5[7:0]	7:0	Spike NR motion ratio look	-up-table 5.
58h	REG102FB0	7:0	Default: 0xDC	Access: R/W
(102FB0h)	SPIKE_NR_MOTION_LUT_ 6[7:0]	7:0	Spike NR motion ratio look	-up-table 6.
58h	REG102FB1	7:0	Default: 0xFE	Access: R/W
(102FB1h)	SPIKE_NR_MOTION_LUT_ 7[7:0]	7:0	Spike NR motion ratio look	a-up-table 7.



ACE2 Register (Bank = 102F, Sub-bank = 27)

ACE2 Reg	ister (Bank = 102F, Su	ıb-ba	nk = 27)	
Index (Absolute)	Mnemonic	Bit	Description	
08h	REG102F10	7:0	Default: 0x00	Access: R/W
(102F10h)	-	7:6	Reserved.	
	SUB_CURVE_FIT_CF_LPF_ EN	5	Sub window color factor low p [1 2 1].	pass filter enable for luma curve
	SUB_COLOR_CURVE_FIT_ EN	4	Sub window color adaptive e	nable for luma curve.
	-	3:2	Reserved.	
	MAIN_CURVE_FIT_CF_LPF _EN	1	Main window color factor low curve [1 2 1].	pass filter enable for luma
	MAIN_COLOR_CURVE_FIT _EN	0	Main window color adaptive enable for luma curve.	
08h	REG102F11	7:0	Default: 0x08	Access: R/W
(102F11h)	-	7:4	Reserved.	
	COLOR_PK_WIN1_CF_ENT RY_VALUE[3:0]	3:0	Flesh color adaptive noise masking strength (x.xxx), color defined from peaking, format is x.xxx; range is 4'h0~4'h8.	
20h	REG102F40	7:0	Default: 0x00 Access: R/W	
(102F40h)	-	7:5	Reserved.	
	SUB_CTI_EN	4	Sub window CTI enable.	
	-	3:1	Reserved.	
	MAIN_CTI_EN	0	Main window CTI enable.	
21h	REG102F42	7:0	Default: 0x00	Access: R/W
(102F42h)	-	7	Reserved.	
	MAIN_CTI_STEP[2:0]	6:4	Main window CTI step.	
	-	3:0	Reserved.	
21h	REG102F43	7:0	Default: 0x00	Access: R/W
(102F43h)	-	7:4	Reserved.	
	MAIN_CTI_CORING_THRD[3:0]	3:0	Main window CTI coring threshold.	
22h	REG102F44	7:0	Default: 0x00	Access: R/W
(102F44h)	-	7:6	Reserved.	
	MAIN_CTI_BAND_COEF[5: 0]	5:0	Main window CTI band pass	filter coefficient.
25h	REG102F4A	7:0	Default: 0x00	Access: R/W



ACE2 Register (Bank = 102F, Sub-bank = 27)				
Index (Absolute)	Mnemonic	Bit	Description	
(102F4Ah)	-	7:4	Reserved.	
	MAIN_CTI_GRAY_THRD[3: 0]	3:0	Main window CTI gray patch threshold.	



Scaler 3 LPLL_ANA Register (Bank = 1031)

Scaler 3 L	PLL_ANA Register (Ba	nk =	1031)	
Index (Absolute)	Mnemonic	Bit	Description	
00h	REG103100	7:0	Default: 0x00	Access: R/W
(103100h)	-	7:2	Reserved.	
	LPLL1_INPUT_DIV_FIRST[1:0]	1:0	Input divider ratio control. 00: /1. 01: /2. 10: /4. 11: /8.	
00h	REG103101	7:0	Default: 0x00	Access: R/W
(103101h)	LPLL1_INPUT_DIV_SECON D[7:0]	7:0	Input divider ratio control: di 0: Divide 1. 1: Divide 1. 2: Divide 2. 3: Divide 3. 4: Divide 4.	vide ratio=(1/N).
01h	REG103102	7:0	Default: 0x01	Access: R/W
(103102h) _ 7:2 Reserved.				
	LPLL1_LOOP_DIV_FIRST[1:0]	1:0	Loop divider ratio control. 00: /1. 01: /2. 10: /4. 11: /8.	
01h	REG103103	7:0	Default: 0x00	Access: R/W
(103103h)	LPLL1_LOOP_DIV_SECOND [7:0]	7:0	Loop divider ratio control: divide ratio=(1/N). Default ratio=8. 0: Divide 1. 1: Divide 1. 2: Divide 2. 3: Divide 3. 4: Divide 4.	
02h	REG103104	7:0	Default: 0x02	Access: R/W
(103104h)	-	7:2	Reserved.	
	LPLL1_OUTPUT_DIV_FIRS T[1:0]	1:0	Output divider.	
02h	REG103105	7:0	Default: 0x00	Access: R/W



Index	Mnemonic	Bit	Description	
(Absolute)				
(103105h)	LPLL1_OUTPUT_DIV_SECO	7:0	Output divider.	
	ND[7:0]			
03h	REG103106	7:0	Default: 0x23	Access: R/W
(103106h)	LPLL1_SKEW_DIVIDER_DI V2_SEL	7		
	LPLL1_2CHIP_SYN_EN	6		
	LPLL1_PD	5	Power down control to PLL (active high).
	LPLL1_EN_HFLVDS	4		
	LPLL1_IBIAS_ICTRL[1:0]	3:2		
	LPLL1_ICP_ICTRL[1:0]	1:0	LPLL current control.	
03h	REG103107	7:0	Default: 0x00	Access: RO, R/W
(103107h)	LPLL1_HIGH_FLAG	7		
	LPLL1_LOCK	6		
	-	5	Reserved.	
	LPLL1_SCALAR_DIV_SEL[2 :0]	4:2		
	LPLL1_EN_SKEW_DIVIDER	1		
	LPLL1_ENFRUN	0		
04h	REG103108	7:0	Default: 0x00	Access: R/W
(103108h)	-	7:5	Reserved.	
	LPLL1_SKEW_CLKP_PHASE _SEL[4:0]	4:0		
04h	REG103109	7:0	Default: 0x00	Access: R/W
(103109h)	-	7:5	Reserved.	
	LPLL1_SKEW_CLKM_PHAS E_SEL[4:0]	4:0		
ODh	REG10311B	7:0	Default: 0x00	Access: R/W
(10311Bh)	-	7:4	Reserved.	
	SSC_EN	3	SSC mode enable.	
	-	2:0	Reserved.	
17h	REG10312E	7:0	Default: 0x20	Access: R/W
(10312Eh)	LPLL_STEP[7:0]	7:0	Output PLL spread spectrum step.	
17h	REG10312F	7:0	Default: 0x00	Access: R/W
(10312Fh)	-	7:2	Reserved.	



Index	Mnemonic	Bit	Description	
(Absolute)				
	LPLL_STEP[9:8]	1:0	See description of '10312Eh'.	
18h	REG103130	7:0	Default: 0x00	Access: R/W
(103130h)	LPLL_SPAN[7:0]	7:0	Output PLL spread spectrum	span.
18h	REG103131	7:0	Default: 0x00	Access: R/W
(103131h)	-	7:6	Reserved.	
	LPLL_SPAN[13:8]	5:0	See description of '103130h'.	
2Bh ~ 2Dh	-	7:0	Default: -	Access: -
(103156h ~ 10315Bh)	-	-	Reserved.	
2Eh	REG10315C	7:0	Default: 0x43	Access: R/W
(10315Ch)	-	7:2	Reserved.	
	LPLL_PDREG	1	LPLL reg power down.	
	LPL_PDBG	0	LPLL bg power down.	
30h	REG103160	7:0	Reserved.	
(103160h)	-	7:2		
	LPLL2_INPUT_DIV_FIRST[1:0]	1:0		
30h	REG103161	7:0	Default: 0x00	Access: R/W
(103161h)	LPLL2_INPUT_DIV_SECON D[7:0]	7:0	Input divider ratio control: divide ratio=(1/N). 0: Divide 1. 1: Divide 1. 2: Divide 2. 3: Divide 3. 4: Divide 4	
31h	REG103162	7:0	Default: 0x00	Access: R/W
(103162h)	-	7:2	Reserved.	
	LPLL2_LOOP_DIV_FIRST[1:0]	1:0	Loop divider ratio control. 00: /1. 01: /2. 10: /4. 11: /8.	
31h	REG103163	7:0	Default: 0x00	Access: R/W



Index (Absolute)	Mnemonic	Bit	Description	
(103163h)	LPLL2_LOOP_DIV_SECOND [7:0]	7:0	Loop divider ratio control: divide ratio=(1/N). Default ratio=8. 0: Divide 1. 1: Divide 1. 2: Divide 2. 3: Divide 3. 4: Divide 4	
32h	REG103164	7:0	Default: 0x00	Access: R/W
(103164h)	-	7:2	Reserved.	
	LPLL2_OUTPUT_DIV_FIRS T[1:0]	1:0	Output divider.	
32h	REG103165	7:0	Default: 0x00	Access: R/W
103165h)	LPLL2_OUTPUT_DIV_SECO ND[7:0]	7:0	Output divider.	
33h	REG103166	7:0	Default: 0x20	Access: R/W
(103166h)	LPLL2_SKEW_DIVIDER_DI V2_SEL	7		
	LPLL2_2CHIP_SYN_EN	6		
	LPLL2_PD	5	Power down control to PLL (a	active high).
	LPLL2_EN_HFLVDS	4	Reset digital circuit in LPLL.	
	LPLL2_IBIAS_ICTRL[1:0]	3:2		
	LPLL2_ICP_ICTRL[1:0]	1:0	LPLL current control.	
3h	REG103167	7:0	Default: 0x00	Access: RO, R/W
103167h)	LPLL2_HIGH_FLAG	7		
	LPLL2_LOCK	6		
	-	5	Reserved.	
	LPLL2_SCALAR_DIV_SEL[2 :0]	4:2		
	LPLL2_EN_SKEW_DIVIDER	1		
	LPLL2_ENFRUN	0		
34h	REG103168	7:0	Default: 0x00	Access: R/W
(103168h)	-	7:5	Reserved.	
	LPLL2_SKEW_CLKP_PHASE _SEL[4:0]	4:0		



Index (Absolute)	Mnemonic	Bit	Description	
34h	REG103169	7:0	Default: 0x00	Access: R/W
103169h)	-	7:5	Reserved.	
	LPLL2_SKEW_CLKM_PHAS E_SEL[4:0]	4:0		
5 h	REG10316A	7:0	Default: 0x10	Access: R/W
0316Ah)	-	7:6	Reserved.	
	LPLL_2NDPLL_CLK_SEL	5		
	LPLL_POSTDIV_RESET	4		
	-	3	Reserved.	
	LPLL_2CHIP_REFIN_SEL	2		
	LPLL_2CHIP_FBIN_SEL	1		
	LPLL_2CHIP_CLKOUT_SEL	0		
oh .	REG10316C	7:0	Default: 0x00	Access: R/W
0316Ch)	LPLL1_TEST[7:0]	7:0	LPLL1_TEST.	
4004(DI)	REG10316D	7:0	Default: 0x00	Access: R/W
0316Dh)	LPLL1_TEST[15:8]	7:0	See description of '10316Ch'.	•
h	REG10316E	7:0	Default: 0x00	Access: R/W
0316Eh)	LPLL1_TEST[23:16]	7:0	See description of '10316Ch'.	•
h	REG10316F	7:0	Default: 0x00	Access: R/W
)316Fh)	LPLL1_TEST[31:24]	7:0	See description of '10316Ch'.	•
h	REG103170	7:0	Default: 0x01	Access: R/W
)3170h)	-	7:2	Reserved.	
	LPLL_SCALAR_FB_DIV2_E N	1		
	LPLL_NCO_RETIME_SEL	0		
Ph	REG103172	7:0	Default: 0x00	Access: R/W
03172h)	LPLL2_TEST[7:0]	7:0	LPLL2_TEST.	
h	REG103173	7:0	Default: 0x00	Access: R/W
03173h)	LPLL2_TEST[15:8]	7:0	See description of '103172h'.	
ιh	REG103174	7:0	Default: 0x00	Access: R/W
03174h)	-	7:5	Reserved.	
	LPLL_2CHIP_SCALAR_FB_ DIV2_EN	4		



Scaler 3 LF	PLL_ANA Register (Ba	nk =	1031)	
Index (Absolute)	Mnemonic	Bit	Description	
	OEN_FBIN	3		
	OEN_REFIN	2		
	LPLL1_RX_CLKFB_SEL	1		
	LPLL1_CLKIN_SEL	0		
3Dh ~ 3Eh	-	7:0	Default: -	Access: -
(10317Ah ~ 10317Dh)	-	-	Reserved.	
3Fh	REG10317E	7:0	Default: 0x00	Access: R/W
(10317Eh)	-	7:1	Reserved.	
	LPLL_RESET	0	LPLL software reset, high act	ive.



Scaler 3 LPLL_DIG Register (Bank = 1031)

Scaler 3 LI	PLL_DIG Register (Bai	nk =	1031)	
Index (Absolute)	Mnemonic	Bit	Description	
05h	REG10310A	7:0	Default: 0x22	Access: R/W
(10310Ah)	PRD_LOCK_THRESH[3:0]	7:4	Period lock threshold.	
	PRD_STABLE_THRESH[3:0	3:0	Clock stable threshold.	
05h	REG10310B	7:0	Default: 0x02	Access: R/W
(10310Bh)	PHASE_LOCK_THRESH[7:0	7:0	Phase lock threshold.	
06h	REG10310C	7:0	Default: 0x00	Access: R/W
(10310Ch)	LIMIT_D5D6D7[7:0]	7:0	Limit for clock frequency correction modification.	
06h	REG10310D	7:0	Default: 0x00 Access: R/W	
(10310Dh)	LIMIT_D5D6D7[15:8]	7:0	See description of '10310Ch'.	
07h	REG10310E	7:0	Default: 0x00 Access: R/W	
(10310Eh)	LIMIT_D5D6D7[23:16]	7:0	See description of '10310Ch'.	
08h	REG103110	7:0	Default: 0x00 Access: R/W	
(103110h)	LIMIT_D5D6D7_RK[7:0]	7:0	Limit for phase correction modification.	
08h	REG103111	7:0	Default: 0x00	Access: R/W
(103111h)	LIMIT_D5D6D7_RK[15:8]	7:0	See description of '103110h'.	
09h	REG103112	7:0	Default: 0x00	Access: R/W
(103112h)	LIMIT_D5D6D7_RK[23:16]	7:0	See description of '103110h'.	,
0Ah	REG103114	7:0	Default: 0x00	Access: R/W
(103114h)	LIMIT_LPLL_OFFSET[7:0]	7:0	Limit for LPLL phase offset.	
0Ah	REG103115	7:0	Default: 0x00	Access: R/W
(103115h)	LIMIT_LPLL_OFFSET[15:8]	7:0	See description of '103114h'.	
0Bh	REG103116	7:0	Default: 0x10	Access: R/W
(103116h)	P_GAIN_PRD[3:0]	7:4	P_GAIN for PRD_LOCK, gain s	setting is same as I_GAIN_PRD.
	I_GAIN_PRD[3:0]	3:0	I_GAIN for period lock.	
			0: >> 5.	
			1: >> 4. 2: >> 3.	
			2: >> 3. 3: >> 2.	
			4: >> 1.	
			5: Same.	
			6: << 1.	



Scaler 3 L	PLL_DIG Register (Ba	nk =	1031)	
Index (Absolute)	Mnemonic	Bit	Description	
			7: << 2.	
			8: << 3.	
			9: << 4.	
			10: << 5.	
			11: << 6. 12: << 7.	
			13: << 8.	
			14: << 9.	
			15: << 10.	
0Bh	REG103117	7:0	Default: 0x10	Access: R/W
(103117h)	P_GAIN_PHASE[3:0]	7:4	P_GAIN for phase lock, gain s	setting is same as I_GAIN_PRD.
	I_GAIN_PHASE[3:0]	3:0	I_GAIN for phase lock, game I_GAIN_PRD.	setting is same as
0Ch	REG103118	7:0	Default: 0x00	Access: R/W
(103118h)	P_GAIN_PHASE_ZERO	7	Disable P_GAIN for lock phas	e.
	I_GAIN_PHASE_ZERO	6	Disable I_GAIN for lock phase	е.
	P_GAIN_PRD_ZERO	5	Disable P_GAIN for lock period	od.
	I_GAIN_PRD_ZERO	4	Disable I_GAIN for lock perio	d.
	FRAME_LPLL_EN	3	Frame LPLL enable.	
	-	2	Reserved.	
	FPLL_MODE[1:0]	1:0	FPLL Mode.	
			00: Lock phase mode.	
0Ch	REG103119	7:0	Default: 0x00	Access: R/W
(103119h)	OVS_FRAME_DIV[3:0]	7:4	Output fame div for frame sy	nc.
	IVS_FRAME_DIV[3:0]	3:0	Input frame div for frame syr	nc.
0Dh	REG10311A	7:0	Default: 0x00	Access: R/W
(10311Ah)	-	7:5	Reserved.	
	EN_2_LIMIT	4	Enable 2 limit.	
	FORCE_PHASE_CLOSE_DO	3	S.W.	
	NE		Force phase close done.	
	FORCE_PHASE_REDUCE_D	2	S.W.	
	ONE		Force phase reduce done.	
	FORCE_PRD_LOCK_DONE	1	S.W.	
			Force period lock done.	
	FORCE_PRD_STABLE	0	S.W.	



Index (Absolute)	Mnemonic	Bit	Description	
			Force period stable check	ok.
DDh	REG10311B	7:0	Default: 0x03	Access: R/W
(10311Bh)	-	7:3	Reserved.	1
	PRD_SEL_ORI_VS	2	Select ORI OVS as lock pe	riod reference.
	NON_STABLE_EN	1	Frame PLL disable when NON_STABLE flag high.	
	NO_SIGNAL_EN	0	Frame PLL disable when N	IO_SIGNAL flag high.
OFh	REG10311E	7:0	Default: 0x44	Access: R/W
(10311Eh)	LPLL_SET[7:0]	7:0	LPLL initial setting value.	
OFh	REG10311F	7:0	Default: 0x55	Access: R/W
(10311Fh)	LPLL_SET[15:8]	7:0	See description of '10311E	Eh'.
10h	REG103120	7:0	Default: 0x24	Access: R/W
(103120h)	LPLL_SET[23:16]	7:0	See description of '10311Eh'.	
11h	REG103122	7:0	Default: 0x00	Access: RO
(103122h)	PHASE_DIF[7:0]	7:0	Phase dif value.	
(4004001-)	REG103123	7:0	Default: 0x00	Access: RO
	PHASE_DIF[15:8]	7:0	See description of '103122	2h'.
12h	REG103124	7:0	Default: 0x00	Access: RO
(103124h)	-	7:1	Reserved.	
	PHASE_UP	0	OVS leading or lagging related to IVS. 0: Leading. 1: Lagging.	
13h	REG103126	7:0	Default: 0x00	Access: RO
(103126h)	PRD_DIF[7:0]	7:0	Reference signal period di	fference value.
13h	REG103127	7:0	Default: 0x00	Access: RO
(103127h)	PRD_DIF[15:8]	7:0	See description of '103126	bh'.
14h	REG103128	7:0	Default: 0x00	Access: RO
(103128h)	-	7:1	Reserved.	
	PRD_UP	0	OVS period related to IVS 0: Faster. 1: Slower.	period.
16h ~ 1Eh	-	7:0	Default: -	Access: -
(10312Ch ~ 10313Dh)	-	-	Reserved.	
1Fh	REG10313E	7:0	Default: 0x80	Access: R/W



Scaler 3 LI	PLL_DIG Register (Bar	nk =	1031)	
Index (Absolute)	Mnemonic	Bit	Description	
(10313Eh)	PHASE_CLOSE_THRESH[7: 0]	7:0	Phase close done threshold.	
1Fh	REG10313F	7:0	Default: 0x30	Access: R/W
(10313Fh)	REDUCE_DONE_THRESH[3 :0]	7:4	Phase reduce done threshold.	
	PHASE_CLOSE_THRESH[11:8]	3:0	See description of '10313Eh'.	
20h	REG103140	7:0	Default: 0x52	Access: R/W
(103140h) ₋ 7 Reserved.		Reserved.		
	HIS_CNT_HIGH_THRESH[2 :0]	6:4	History counter high threshol	ld.
	-	3	Reserved.	
	HIS_CNT_LOW_THRESH[2: 0]	2:0	History counter low threshold	d.
21h	REG103142	7:0	Default: 0x00	Access: RO
(103142h)	IVS_PRD_VALUE[7:0]	7:0	IVS period value.	
21h	REG103143	7:0	Default: 0x00	Access: RO
(103143h)	IVS_PRD_VALUE[15:8]	7:0	See description of '103142h'.	
22h	REG103144	7:0	Default: 0x00	Access: RO
(103144h)	IVS_PRD_VALUE[23:16]	7:0	See description of '103142h'.	
23h	REG103146	7:0	Default: 0x00	Access: RO
(103146h)	OVS_PRD_VALUE[7:0]	7:0	OVS period value.	
23h	REG103147	7:0	Default: 0x00	Access: RO
(103147h)	OVS_PRD_VALUE[15:8]	7:0	See description of '103146h'.	
24h	REG103148	7:0	Default: 0x00	Access: RO
(103148h)	OVS_PRD_VALUE[23:16]	7:0	See description of '103146h'.	
26h ~ 27h	-	7:0	Default: -	Access: -
(10314Ch ~ 10314Fh)	-	-	Reserved.	
28h	REG103150	7:0	Default: 0x00	Access: RO
(103150h)	LPLL_SET_USING[7:0]	7:0	LPLL_SET value for using.	
28h	REG103151	7:0	Default: 0x00	Access: RO
(103151h)	LPLL_SET_USING[15:8]	7:0	See description of '103150h'.	
29h	REG103152	7:0	Default: 0x00	Access: RO



Scaler 3 L	PLL_DIG Register (Ba	nk =	1031)	
Index (Absolute)	Mnemonic	Bit	Description	
(103152h)	LPLL_SET_USING[23:16]	7:0	See description of '103150h'.	
2Ah	REG103154	7:0	Default: 0x00	Access: RO
(103154h)	PHASE_REDUCE_DONE	7	Phase reduce done flag.	
	PRD_LOCK_DONE	6	Period lock done flag.	
	IVS_PRD_STABLE	5	IDCLK stable flag.	
	OVS_PRD_STABLE	4	ODCLK stable flag.	
	-	3	Reserved.	
(CS_STATE[2:0]	2:0	Frame PLL FSM state.	
			3'h0: Free run.	
			3'h1: LOCK_FREQ.	
			3'h2: REDUCE_PHASE.	
			3'h3: Wait PHASE_CLOSE.	
			3'h4: LOCK_PHASE.	
			Others: Reserved.	
2Ah	REG103155	7:0	Default: 0x00	Access: RO
(103155h)	-	7:1	Reserved.	
	PHASE_LOCK_DONE	0	Phase lock done flag.	
2Bh ~ 3Ch	-	7:0	Default: -	Access: -
(103156h ~ 103179h)	-	-	Reserved.	



Scaler 4 Register (Bank = 1032) MOD Register (Bank = 1032, Sub-bank = 00)

MOD Regis	ster (Bank = 1032, Su	ıb-bar	nk = 00)	
Index (Absolute)	Mnemonic	Bit	Description	
01h ~ 07h	-	7:0	Default: -	Access: -
(103203h ~ 10320Fh)	-	-	Reserved.	
10h	REG103220	7:0	Default: 0xFF	Access: R/W
(103220h)	V_BLK_ST1_VPOS[7:0]	7:0	Bt656 v blanking 1st start v p	oosition.
10h	REG103221	7:0	Default: 0x0F	Access: R/W
(103221h)	-	7:4	Reserved.	
	V_BLK_ST1_VPOS[11:8]	3:0	See description of '103220h'.	
11h	REG103222	7:0	Default: 0xFF	Access: R/W
(103222h)	V_BLK_ST1_HPOS[7:0]	7:0	Bt656 v blanking 1st start h position.	
11h	REG103223	7:0	Default: 0x0F	Access: R/W
(103223h)	-	7:4	Reserved.	
	V_BLK_ST1_HPOS[11:8]	3:0	See description of '103222h'.	
12h	REG103224	7:0	Default: 0xFF	Access: R/W
(103224h)	V_BLK_END1_VPOS[7:0]	7:0	Bt656 v blanking 1st endt v p	position.
12h	REG103225	7:0	Default: 0x0F	Access: R/W
(103225h)	-	7:4	Reserved.	
	V_BLK_END1_VPOS[11:8]	3:0	See description of '103224h'.	
13h	REG103226	7:0	Default: 0xFF	Access: R/W
(103226h)	V_BLK_END1_HPOS[7:0]	7:0	Bt656 v blanking 1st end h p	osition.
13h	REG103227	7:0	Default: 0x0F	Access: R/W
(103227h)	-	7:4	Reserved.	
	V_BLK_END1_HPOS[11:8]	3:0	See description of '103226h'.	
14h	REG103228	7:0	Default: 0xFF	Access: R/W
(103228h)	V_BLK_ST2_VPOS[7:0]	7:0	Bt656 v blanking 2nd start v	position.
14h	REG103229	7:0	Default: 0x0F	Access: R/W
(103229h)	-	7:4	Reserved.	
	V_BLK_ST2_VPOS[11:8]	3:0	See description of '103228h'.	
15h	REG10322A	7:0	Default: 0xFF	Access: R/W
(10322Ah)	V_BLK_ST2_HPOS[7:0]	7:0	Bt656 v blanking 2nd start h	position.
15h	REG10322B	7:0	Default: 0x0F	Access: R/W



Index (Absolute)	Mnemonic	Bit	Description	
(10322Bh)	-	7:4	Reserved.	
	V_BLK_ST2_HPOS[11:8]	3:0	See description of '10322Ah'.	
16h	REG10322C	7:0	Default: 0xFF	Access: R/W
(10322Ch)	V_BLK_END2_VPOS[7:0]	7:0	Bt656 v blanking 2nd endt v	position.
16h	REG10322D	7:0	Default: 0x0F	Access: R/W
(10322Dh)	-	7:4	Reserved.	
	V_BLK_END2_VPOS[11:8]	3:0	See description of '10322Ch'.	
17h	REG10322E	7:0	Default: 0xFF	Access: R/W
(10322Eh)	V_BLK_END2_HPOS[7:0]	7:0	Bt656 v blanking 2nd end h p	oosition.
17h	REG10322F	7:0	Default: 0x0F	Access: R/W
(10322Fh)	-	7:4	Reserved.	
	V_BLK_END2_HPOS[11:8]	3:0	See description of '10322Eh'.	
18h	REG103230	7:0	Default: 0xFF	Access: R/W
(103230h)	FLD_ST1_VPOS[7:0]	7:0	Bt656 field1 start v position.	
18h (103231h)	REG103231	7:0	Default: 0x0F	Access: R/W
	-	7:4	Reserved.	
	FLD_ST1_VPOS[11:8]	3:0	See description of '103230h'.	
19h	REG103232	7:0	Default: 0xFF	Access: R/W
(103232h)	FLD_ST1_HPOS[7:0]	7:0	Bt656 field1 start h position.	_
19h	REG103233	7:0	Default: 0x0F	Access: R/W
(103233h)	-	7:4	Reserved.	
	FLD_ST1_HPOS[11:8]	3:0	See description of '103232h'.	
1Ah	REG103234	7:0	Default: 0xFF	Access: R/W
(103234h)	FLD_ST2_VPOS[7:0]	7:0	Bt656 field2 start v position.	
1Ah	REG103235	7:0	Default: 0x0F	Access: R/W
(103235h)	-	7:4	Reserved.	
	FLD_ST2_VPOS[11:8]	3:0	See description of '103234h'.	
1Bh	REG103236	7:0	Default: 0xFF	Access: R/W
(103236h)	FLD_ST2_HPOS[7:0]	7:0	Bt656 field2 start h position.	
1Bh	REG103237	7:0	Default: 0x0F	Access: R/W
(103237h)	-	7:4	Reserved.	
	FLD_ST2_HPOS[11:8]	3:0	See description of '103236h'.	
1Ch	REG103238	7:0	Default: 0x00	Access: R/W



MOD Regis	ster (Bank = 1032, Su	b-bar	nk = 00)	
Index (Absolute)	Mnemonic	Bit	Description	
(103238h)	MASK_Y_BLK_VA[7:0]	7:0	Bt656 mask Y blanking value	
1Ch	REG103239	7:0	Default: 0x08	Access: R/W
(103239h)	BT656_EN	7	Bt656 enable.	
	BT656_8BIT	6	Bt656 8-bit mode.	
	DDR_HL_SWAP	5	Bt656 DDR high low swap.	
	CRCB_SWAP	4	Swap CrCb position in 422.	
	444_BYPASS	3	Enable 444 to 422 conversion	1.
	MASK_Y_BLK_EN	2	Bt656 mask Y blanking enable	e.
	MASK_Y_BLK_VA[9:8]	1:0	See description of '103238h'.	
1Dh	REG10323A	7:0	Default: 0x00	Access: R/W
(10323Ah)	MASK_C_BLK_VA[7:0]	7:0	Bt656 mask C blanking value.	
1Dh	REG10323B	7:0	Default: 0x00	Access: R/W
(10323Bh)	-	7:3	Reserved.	
	MASK_C_BLK_EN	2	Bt656 mask C blanking enable.	
	MASK_C_BLK_VA[9:8]	1:0	See description of '10323Ah'.	
(4000441-)	REG103241	7:0	Default: 0x11	Access: R/W
	CKG_DOT_MINI_PRE[3:0]	7:4	Clock Gen register of CLK_DOT_MINI_PRE. Bit[0]: Gating. Bit[1]: Invert. Bit[3:2] = 00, enable.	
	CKG_DOT_MINI[3:0]	3:0	Clock Gen register of CLK_DOT_MINI. Bit[0]: Gating. Bit[1]: Invert. Bit[3:2] = 00, enable.	
21h ~ 22h	-	7:0	Default: -	Access: -
(103242h ~ 103245h)	-	-	Reserved.	
23h	REG103246	7:0	Default: 0x00	Access: R/W
(103246h)	-	7	Reserved.	
	GCR_PE_ADJ_LVB_CLK[2:0]	6:4	Differential output data/clock LVDS channel B or mini-LVDS	pre-emphasis level adjust of bank R clock pair.
	-	3	Reserved.	
	GCR_PE_ADJ_LVB_DATA[2 :0]	2:0	Differential output data/clock LVDS channel B or mini-LVDS	•
23h	REG103247	7:0	Default: 0x00	Access: R/W



MOD Regi	ster (Bank = 1032, Su	b-baı	nk = 00)	
Index (Absolute)	Mnemonic	Bit	Description	
(103247h)	-	7	Reserved.	
	GCR_PE_ADJ_LVA_CLK[2:0]	6:4	Differential output data/clock LVDS channel A or mini-LVDS	c pre-emphasis level adjust of S bank L clock pair.
	-	3	Reserved.	
	GCR_PE_ADJ_LVA_DATA[2 :0]	2:0	Differential output data/clock	s pre-emphasis level adjust of S bank L data pairs.
2Bh	REG103256	7:0	Default: 0x0A	Access: R/W
(103256h)	-	7:6	Reserved.	
	GCR_ICON_LVB_DATA[5:0	5:0	Control swing of LVDS channel B or mini-LVDS bank R pairs. Swing=offset(150mV)+code*10mV.	
2Bh	REG103257	7:0	Default: 0x0A	Access: R/W
(103257h)	-	7:6	Reserved.	
	GCR_ICON_LVB_CLK[5:0]	5:0	Control swing of LVDS channel B or mini-LVDS bank R pair. Swing=offset(150mV)+code*10mV.	
2Ch	REG103258	7:0	Default: 0x0A	Access: R/W
(103258h)	-	7:6	Reserved.	
	GCR_ICON_LVA_DATA[5:0	5:0	Control swing of LVDS chann pairs. Swing=offset(150mV)+code	el A or mini-LVDS bank L data *10mV.
2Ch	REG103259	7:0	Default: 0x0A	Access: R/W
(103259h)	-	7:6	Reserved.	1
	GCR_ICON_LVA_CLK[5:0]	5:0	Control swing of LVDS channel A or mini-LVDS bank L clock pair. Swing=offset(150mV)+code*10mV.	
32h	REG103264	7:0	Default: 0x00	Access: R/W
(103264h)	-	7:2	Reserved.	
	MINI_CLK_GATE_EN	1	Gate mini FIFO CLK enable.	
	MOD_CLK_GATE_EN	0	Gate mod CLK enable.	
33h	REG103266	7:0	Default: 0x00	Access: R/W
(103266h)	DBIT_NUM[4:0]	7:3	Digital serializer input data bit. 2: Mini-LVDS. 7: LVDS. Others: Reserved.	



Index (Absolute)	Mnemonic	Bit	Description		
	DBIT_STR[2:0]	2:0	Digital serializer start cou	nter number.	
33h	REG103267	7:0	Default: 0x00	Access: R/W	
(103267h)	DBIT_CHK[7:0]	7:0	Digital serializer check co	unter number.	
34h	-	7:0	Default: -	Access: -	
(103268h)	-	-	Reserved.	'	
34h	REG103269	7:0	Default: 0x00	Access: R/W	
(103269h)	DATAX_SEL[1:0]	7:6	Digital serializer source m 00: LVDS. 01: Mini-LVDS. 1x: Reserved.	01: Mini-LVDS.	
	-	5:0	Reserved.		
35h	REG10326A	7:0	Default: 0x00	Access: RO	
(10326Ah)	FIFO_RD_CNT_ERR	7	FIFO read counter error.	FIFO read counter error.	
	-	6	Reserved.		
	FIFO_RD_RPT[5:0]	5:0	Digital serializer FIFO read report.		
37h (10326Eh)	REG10326E	7:0	Default: 0x00	Access: R/W	
	-	7	Reserved.		
	GCR_PVDD_2P5	6	MOD PVDD power. 0: 3.3V. 1: 2.5V.		
	GCR_VCM_0P9	5	Differential output common 0: 1.25V. 1: 0.94V.	on mode voltage adjust.	
	-	4:0	Reserved.		
38h ~ 3Ch	-	7:0	Default: -	Access: -	
(103270h ~ 103279h)	-		Reserved.		
3Dh	REG10327A	7:0	Default: 0x00	Access: RO	
(10327Ah)	-	7:6	Reserved.		
	ICON_RESULT[5:0]	5:0	Calibration icon result.		
3Dh	REG10327B	7:0	Default: 0x00	Access: RO, R/W	
(10327Bh)	-	7	Reserved.		
	CAL_FINISH	6	Calibration finish flag.		
	CAL_FAIL	5	Calibration fail flag.		



Index (Absolute)	Mnemonic	Bit	Description	
	-	4:0	Reserved.	
40h	REG103280	7:0	Default: 0x08	Access: R/W
(103280h)	LVDS_OSD_A	7	LVDS OSD enable for Channe	el A.
	CH_SWAP	6	For pair swapping with 0x40	[3].
	CH_POLARITY	5	Channel polarity p/n swap for LVDS pair.	
	LVDS_PLASMA_A	4	LVDS_PLASMA for Channel A.	
	PDP_10BIT	3	PDP_10BIT for pair swap wit	h 0x40[5].
	LVDS_TI	2	LVDS_TI. 0: JEIDA mode. 1: VESA mode with 0x4b[1:0])].
	-	1	Reserved.	
	CLKB	0	CLKB.	
40h	REG103281	7:0	Default: 0x00	Access: R/W
(103281h)	ECLKDLYSEL[3:0]	7:4	De delay for TTL output.	
	CLKDLYSEL[3:0]	3:0	Clock delay for TTL output.	
41h	-	7:0	Default: -	Access: -
(103282h)	-	-	Reserved.	
41h	REG103283	7:0	Default: 0x00	Access: R/W
(103283h)	PDP_MASK_EN_A	7	PDP_MASK_EN DE channel A	۸.
	PDP_MASK_SET_A	6	PDP_MASK_SET DE channel	Α.
	PDP_CH3_EN_A	5	PDP_CH3_EN channel A.	
	PDP_CH3_SET_A	4	PDP_CH3_SET channel A.	
	PDP_CH4_EN_A	3	PDP_CH4_EN channel A.	
	PDP_CH4_SET_A	2	PDP_CH4_SET for channel A	
	SKEW[1:0]	1:0	ODD Red TTL data SKEW.	
42h	REG103284	7:0	Default: 0x00	Access: R/W
(103284h)	SHIFT_LVDS_PAIR[1:0]	7:6	Shift LVDS arrangement for	different substrate.
	PDP_10BIT_MOR[1:0]	5:4	More pair swap mode.	
	-	3	Reserved.	
	EN_VS_ON_OSD	2	Vsync on OSD enable.	
	PAIR_SWAP_MOR[1:0]	1:0	More pair swap mode.	
42h	REG103285	7:0	Default: 0x10	Access: R/W
(103285h)	OSD_DE_INV	7	Invert OSD DE.	



Index (Absolute)	Mnemonic	Bit	Description		
	OSD_ON_DE_B	6	PDP OSD de on DE channel E	3.	
	OSD_ON_DE_A	5	PDP OSD de on DE channel A	1 .	
	SW_RST	4	Software reset.		
	LVDS_OSD_B		LVDS OSD enable for Channe	el B.	
	LVDS_PLASMA_B	2	LVDS_PLASMA for Channel B		
	-	1	Reserved.		
	EN_MORE_PAIR_SWAP	0	Enable more pair swap.		
43h	REG103286	7:0	Default: 0xC6	Access: R/W	
(103286h)	LVDS_CLOCK_PHASE[6:0]	7:1	Clock phase could be set by i	register.	
	-	0	Reserved.		
43h	REG103287	7:0	Default: 0x00	Access: R/W	
(103287h)	PDP_MASK_EN_B	7	PDP_MASK_EN DE channel B.		
	PDP_MASK_SET_B	6	PDP_MASK_SET DE channel	PDP_MASK_SET DE channel B.	
	PDP_CH3_EN_B	5	PDP_CH3_EN channel B.		
	PDP_CH3_SET_B	4	PDP_CH3_SET channel B.		
	PDP_CH4_EN_B	3	PDP_CH4_EN channel B.		
	PDP_CH4_SET_B	2	PDP_CH4_SET for channel B.		
	-	1:0	Reserved.		
44h	REG103288	7:0	Default: 0x00	Access: R/W	
(103288h)	SKEW_OTHER[7:0]	7:0	TTL skew for others. [1:0]: ODD Green. [3:2]: ODD Blue. [5:4]: EVEN Red. [7:6]: EVEN Green. [9:8]: EVEN Blue.		
44h	REG103289	7:0	Default: 0x10	Access: R/W	
(103289h)	-	7:6	Reserved.		
	EN_HLOAD	5	Enable HLOAD mechanism.		
	EN_LOADZ_SYNC	4	Enable new HLOAD mechanis 0: Single LVDS channel. 1: Dual LVDS channel.	sm for LOADZ sync.	
	LCK_PHASE_SEL	3	Phase select of TTL CLKx2. 1: Phase ahead 90 degree.		
	_	2	Reserved.		



Index (Absolute)	Mnemonic	Bit	Description		
	SKEW_OTHER[9:8]	1:0	See description of '103288h'	,	
45h	REG10328A	7:0	Default: 0x3F	Access: R/W	
(10328Ah)	BOUND_RSDS	7	RSDS mode.	RSDS mode.	
	-	6	Reserved.		
	LVDS_LA_OEZ	5	LVDS_LA_OEZ.		
	LVDS_LB_OEZ	4	LVDS_LB_OEZ.		
	CK_OEZ	3	TTL-CK_OEZ.		
	DE_OEZ	2	TTL-DE_OEZ.		
	HS_OEZ	1	TTL-HS_OEZ.		
	VS_OEZ	0	TTL-VS_OEZ.		
45h	REG10328B	7:0	Default: 0x00	Access: R/W	
(10328Bh)	-	7:2	Reserved.		
	BOUNDING	1	Bonding.		
	BOUND_MINI	0	Mini-LVDS mode.		
46h	REG10328C	7:0	Default: 0x00	Access: R/W	
(10328Ch)	EXT_DATA_EN[7:0]	7:0	External/ test bus enable mode for pair0~13.		
46h	REG10328D	7:0	Default: 0x00	Access: R/W	
(10328Dh)	EXT_DATA_EN[15:8]	7:0	See description of '10328Ch'		
47h	REG10328E	7:0	Default: 0x00	Access: R/W	
(10328Eh)	EXT_DATA_EN[23:16]	7:0	See description of '10328Ch'		
47h	REG10328F	7:0	Default: 0x00	Access: R/W	
(10328Fh)	-	7:4	Reserved.		
	EXT_DATA_EN[27:24]	3:0	See description of '10328Ch'		
48h	-	7:0	Default: -	Access: -	
(103291h)	-	-	Reserved.		
49h	REG103292	7:0	Default: 0x00	Access: R/W	
(103292h)	MLX_METHOD[1:0]	7:6	Output format selection for 10: 8-bit. 01: 6-bit. Others: 10-bit.	TTL output.	
	ERGX	5	Even channel red and green	channel swap.	
	EGBX	4	Even channel green and blue	e channel swap.	
	ORGX	3	Odd channel red and green	channel swap.	



Index (Absolute)	Mnemonic	Bit	Description		
	OGBX	2	Odd channel green and blue	channel swap.	
	-	1:0	Reserved.		
49h	REG103293	7:0	Default: 0x00	Access: R/W	
(103293h)	GATE_DE	7	Output de gating.		
	EMLX	6	Even LSB and MSB swapping		
	ERBX	5	Even channel red and blue cl	nannel swap.	
	OMLX	4	Odd LSB and MSB swapping.		
	ORBX	3	Odd channel red and blue channel swap.		
	OBN	2	Reserved.		
	WDG	1	Blanking time data become all 1.		
	REVL	0	Reverse output pix.		
4Ah	REG103294	7:0	Default: 0x00	Access: R/W	
(103294h)	-	7	Reserved.		
	TTL_LVDS	6	TTL dual clock output.		
	CLKB_TC_REG	5	GPOA clock gating.	GPOA clock gating.	
	CLK_INVERT	4	Output clock invert.		
	VS_INVERT	3	Output Vsync invert.		
	DE_INVERT	2	Output DE invert.		
	DUALMODE	1	Dual LVDS channel selection.		
	ABSWITCH	0	Odd -even LVDS channel swi	tch.	
4Ah	REG103295	7:0	Default: 0x00	Access: R/W	
(103295h)	AUTOVS_EARLY	7	Auto Vsync early DE.		
	INTER_HS	6	Interlace Hsync.		
	INTERLACE_HS_GATE	5	Interlace Hsync gate.		
	HS_INVERT	4	Hsync invert.		
	HS_REMO	3	GPO or original Hsync selecti	on.	
	OCP	2	TC clock invert 2.		
	ECP	1	TC clock invert 1.		
	PUA	0	VSYNC and CLOCK for TTL g	ating.	
4Bh	REG103296	7:0	Default: 0x00	Access: R/W	
(103296h)	-	7:3	Reserved.		
	MASK_TTL_DUAL	2	Mask dual channel de output		
	TI_BITMODE[1:0]	1:0	TI bitmode.		



Index (Absolute)	Mnemonic	Bit	Description	
			0x: 10-bit. 10: 8-bit. 11: 6-bit.	
4Ch	REG103298	7:0	Default: 0x00	Access: R/W
(103298h)	-	7:4	Reserved.	
	CRC_EN	3	CRC testing enable.	
	CHANNEL_SEL[2:0]	2:0	CRC testing channel selection	n.
4Dh	REG10329A	7:0	Default: 0x00	Access: R/W
(10329Ah)	GPO_SEL[7:0]	7:0	General purpose output for p	pair0~13.
4Dh	REG10329B	7:0	Default: 0x00	Access: R/W
(10329Bh)	GPO_SEL[15:8]	7:0	See description of '10329Ah'.	
4Eh	REG10329C	7:0	Default: 0x00	Access: R/W
(10329Ch)	GPO_SEL[23:16]	7:0	See description of '10329Ah'.	
4Eh	REG10329D	7:0	Default: 0x00	Access: R/W
(10329Dh)	-	7:4	Reserved.	
	GPO_SEL[27:24]	3:0	See description of '10329Ah'.	
4Fh	REG10329E	7:0	Default: 0x00	Access: R/W
(10329Eh)	GPO_DATAIN[7:0]	7:0	General purpose datain for p	air0~13.
4Fh	REG10329F	7:0	Default: 0x00	Access: R/W
(10329Fh)	GPO_DATAIN[15:8]	7:0	See description of '10329Eh'	
50h	REG1032A0	7:0	Default: 0x00	Access: R/W
(1032A0h)	GPO_DATAIN[23:16]	7:0	See description of '10329Eh'	
50h	REG1032A1	7:0	Default: 0x00	Access: R/W
(1032A1h)	-	7:4	Reserved.	
	GPO_DATAIN[27:24]	3:0	See description of '10329Eh'	
51h	REG1032A2	7:0	Default: 0x00	Access: R/W
(1032A2h)	GPO_OEZ[7:0]	7:0	General purpose pad direction for pair0~13. 0: Output. 1: Input.	
51h	REG1032A3	7:0	Default: 0x00	Access: R/W
(1032A3h)	GPO_OEZ[15:8]	7:0	See description of '1032A2h'	
52h	REG1032A4	7:0	Default: 0x00	Access: R/W
(1032A4h)	GPO_OEZ[23:16]	7:0	See description of '1032A2h'	
52h	REG1032A5	7:0	Default: 0x00	Access: R/W



Index (Absolute)	Mnemonic	Bit	Description	
(1032A5h)	-	7:4	Reserved.	
	GPO_OEZ[27:24]	3:0	See description of '1032A2h'.	
53h	REG1032A7	7:0	Default: 0x00 Access: R/W	
(1032A7h)	VBI_EN	7	VBI information on LVDS enable.	
	-	6:0	Reserved.	
54h	REG1032A8	7:0	Default: 0x00 Access: RO	
(1032A8h)	CRC_OUT[7:0]	7:0	CRC testing result.	
54h	REG1032A9	7:0	Default: 0x00 Access: RO	
(1032A9h)	CRC_OUT[15:8]	7:0	See description of '1032A8h'.	
55h	REG1032AA	7:0	Default: 0x00 Access: RO	
(1032AAh)	MOD_GPI[7:0]	7:0	General purpose input for pair0~13.	
55h	REG1032AB	7:0	Default: 0x00 Access: RO	
1032ABh)	MOD_GPI[15:8]	7:0	See description of '1032AAh'.	
56h	REG1032AC	7:0	Default: 0x00 Access: RO	
1032ACh)	MOD_GPI[23:16]	7:0	See description of '1032AAh'.	
66h [1 1032ADh)	REG1032AD	7:0	Default: 0x00 Access: RO	
	-	7:4	Reserved.	
	MOD_GPI[27:24]	3:0	See description of '1032AAh'.	
57h ~ 59h	-	7:0	Default: - Access: -	
1032AEh ~ 032B3h)	-	-	Reserved.	
5 A h	REG1032B5	7:0	Default: 0x00 Access: R/W	
1032B5h)	3D_CH3_EN_A	7	Enable 3d flag on LVDS channel A pair 3.	
	3D_CH4_EN_A	6	Enable 3d flag on LVDS channel A pair 4.	
	3D_CH3_EN_B	5	Enable 3d flag on LVDS channel B pair 3.	
	3D_CH4_EN_B	4	Enable 3d flag on LVDS channel B pair 4.	
	-	3:0	Reserved.	
5Ch	-	7:0	Default: - Access: -	
1032D9h)	-	-	Reserved.	
5Dh	REG1032DA	7:0	Default: 0x00 Access: R/W	
(1032DAh)	GCR_OUTCONF_CH3[1:0]	7:6	Output mode configuration for channel 3. 00: TTL mode/Standby mode. 01: LVDS/EPI/RSDS/mini-LVDS data output mode. 10: RSDS/mini-LVDS clock output mode.	



Index (Absolute)	Mnemonic	Bit	Description	
(Absolute)			11: Test clock output mode.	
	GCR_OUTCONF_CH2[1:0]	5:4	Output mode configuration for 00: TTL mode/Standby mode 01: LVDS/EPI/RSDS/mini-LVD 10: RSDS/mini-LVDS clock out 11: Test clock output mode.	e. OS data output mode.
	GCR_OUTCONF_CH1[1:0]	3:2	Output mode configuration for 00: TTL mode/Standby mode 01: LVDS/EPI/RSDS/mini-LVE 10: RSDS/mini-LVDS clock out 11: Test clock output mode.	e. OS data output mode.
	GCR_OUTCONF_CH0[1:0]	1:0	Output mode configuration for 00: TTL mode/Standby mode 01: LVDS/EPI/RSDS/mini-LVE 10: RSDS/mini-LVDS clock out 11: Test clock output mode.	e. OS data output mode.
6Dh	REG1032DB	7:0	Default: 0x00	Access: R/W
(1032DBh)	GCR_OUTCONF_CH7[1:0]	7:6	Output mode configuration for channel 7. 00: TTL mode/Standby mode. 01: LVDS/EPI/RSDS/mini-LVDS data output mode. 10: RSDS/mini-LVDS clock output mode. 11: Test clock output mode.	
	GCR_OUTCONF_CH6[1:0]	5:4	·	
	GCR_OUTCONF_CH5[1:0]	3:2	Output mode configuration for 00: TTL mode/Standby mode 01: LVDS/EPI/RSDS/mini-LVE 10: RSDS/mini-LVDS clock out 11: Test clock output mode.	e. OS data output mode.
	GCR_OUTCONF_CH4[1:0]	1:0	Output mode configuration for 00: TTL mode/Standby mode 01: LVDS/EPI/RSDS/mini-LVD 10: RSDS/mini-LVDS clock out 11: Test clock output mode.	e. OS data output mode.
6Eh	REG1032DC	7:0	Default: 0x00	Access: R/W



Index (Absolute)	Mnemonic	Bit	Description	
(1032DCh)	GCR_OUTCONF_CH11[1:0]	7:6	Output mode configuration for 00: TTL mode/Standby mode 01: LVDS/EPI/RSDS/mini-LVD 10: RSDS/mini-LVDS clock out 11: Test clock output mode.	e. OS data output mode.
	GCR_OUTCONF_CH10[1:0]	5:4	Output mode configuration for 00: TTL mode/Standby mode 01: LVDS/EPI/RSDS/mini-LVI 10: RSDS/mini-LVDS clock out 11: Test clock output mode.	e. OS data output mode.
	GCR_OUTCONF_CH9[1:0]	3:2	Output mode configuration for 00: TTL mode/Standby mode 01: LVDS/EPI/RSDS/mini-LVE 10: RSDS/mini-LVDS clock out 11: Test clock output mode.	e. OS data output mode.
	GCR_OUTCONF_CH8[1:0]	1:0	Output mode configuration for 00: TTL mode/Standby mode 01: LVDS/EPI/RSDS/mini-LVI 10: RSDS/mini-LVDS clock out 11: Test clock output mode.	e. OS data output mode.
6Eh	REG1032DD	7:0	Default: 0x00	Access: R/W
(1032DDh)	-	7:4	Reserved.	
	GCR_OUTCONF_CH13[1:0]	3:2	Output mode configuration for 00: TTL mode/Standby mode 01: LVDS/EPI/RSDS/mini-LVE 10: RSDS/mini-LVDS clock out 11: Test clock output mode.	e. OS data output mode.
	GCR_OUTCONF_CH12[1:0]	1:0	Output mode configuration for 00: TTL mode/Standby mode 01: LVDS/EPI/RSDS/mini-LVE 10: RSDS/mini-LVDS clock out 11: Test clock output mode.	e. OS data output mode.
71h	REG1032E2	7:0	Default: 0x00	Access: R/W
(1032E2h)	GCR_PE_EN_CH[7:0]	7:0	Differential output pre-empha	asis enable for channel [13:0].
71h	REG1032E3	7:0	Default: 0x00	Access: R/W
(1032E3h)	-	7:6	Reserved.	
	GCR_PE_EN_CH[13:8]	5:0	See description of '1032E2h'.	



ndex (Absolute)	Mnemonic	Bit	Description	
73h	REG1032E6	7:0	Default: 0x00	Access: R/W
(1032E6h)	GCR_DS_POL_CH[7:0]	7:0	Differential output polarity sv	vap for channel [13:0]
73h	REG1032E7	7:0	Default: 0x00	Access: R/W
1032E7h)	-	7:6	Reserved.	
	GCR_DS_POL_CH[13:8]	5:0	See description of '1032E6h'.	
′5h	REG1032EA	7:0	Default: 0x00	Access: R/W
1032EAh)	GCR_EN_RINT_CH[7:0]	7:0	Internal resistor enable.	
'5h	REG1032EB	7:0	Default: 0x00	Access: R/W
(1032EBh)	32EBh) - 7:6 Reserved.		Reserved.	
	GCR_EN_RINT_CH[13:8]	5:0	See description of '1032EAh'.	
77h	REG1032EE	7:0	Default: 0x00	Access: R/W
1032EEh)	-	7:4	Reserved.	
	EN_CK_PC	3	Part C LVDS/EPI clock enable. This pin is used for CH8~CH13.	
	EN_CK_PB	2	Part B LVDS/EPI clock enable. This pin is used for CH2~CH7.	
	EN_CK_PA	1	Part A LVDS/EPI clock enable. This pin is used for CH0~CH1.	
	GCR_CKEN	0	Part A, B, C LVDS/EPI clock enable. This pin is used for CH0~CH13.	
77h	REG1032EF	7:0	Default: 0x00	Access: R/W
1032EFh)	-	7:2	Reserved.	
	EN_SKEWCLK_PA	1	Part A RSDS/mini-LVDS clock This pin is used for CH.	c enable.
	EN_SKEWCLK_PB	0	Part B RSDS/mini-LVDS clock enable. This pin is used for CH.	
78h	REG1032F0	7:0	Default: 0xF1	Access: R/W
1032F0h)	GCR_PD_REG_A	7	Power down regulator for CH	10~6.
	GCR_PD_REG_B	6	Power down regulator for CH	
	GCR_PD_REG_A_DRV	5	Power down regulator for CH	l0∼6 Driver.
	GCR_PD_REG_B_DRV	4	Power down regulator for CH	17~13 Driver.
	-	3:1	Reserved.	
	PD_IB_MOD	0	Power down mod bias currer	it source.



Index	Mnemonic	Bit	Description		
(Absolute)	WITETHOLIC	Dit.	Description		
(1032F1h ~ 1032F3h)	-	-	Reserved.		
7Bh	-	7:0	Default: -	Access: -	
(1032F6h)	-	-	Reserved.		
7Dh	REG1032FA	7:0	Default: 0x00	Access: R/W	
(1032FAh)	GCR_CAL_EN	7	Enable calibration function.		
	-	6:3	Reserved.		
GCR_CAL_SRC		2	Select calibration source pair 0: Pair6 (PAD_G_ODD[7]/PA 1: Pair9 (PAD_G_ODD[1]/PA	D_G_ODD[6]).	
	GCR_CAL_LEVEL[1:0]	1:0	Select calibration target volta Select calibration target volta 00: 239mV. 01: 335mV. 10: 287mV. 11: 201mV.	~	
7Dh	REG1032FB	7:0	Default: 0x00	Access: RO	
(1032FBh)	-	7:1	Reserved.		
	C_CAL_OUT	0	Calibration result output. 1: Higher than target. 0: Lower than target.		

10/18/2012



PWM Register (Bank = 1032, Sub-bank = 01)

Index	Mnemonic	Bit	Description		
(Absolute)					
02h	REG103204	7:0	Default: 0x00	Access: R/W	
(103204h)	PWM0_PERIOD[7:0]	7:0	PWM0 period.		
02h	REG103205	7:0	Default: 0x00	Access: R/W	
(103205h)	PWM0_PERIOD[15:8]	7:0	See description of '103204h'.		
03h	REG103206	7:0	Default: 0x00	Access: R/W	
(103206h)	PWM0_DUTY[7:0]	7:0	PWM0 duty.		
03h	REG103207	7:0	Default: 0x00	Access: R/W	
(103207h)	PWM0_DUTY[15:8]	7:0	See description of '103206h	'. _.	
04h	REG103208	7:0	Default: 0x00	Access: R/W	
(103208h)	PWM0_DIV[7:0]	7:0	PWM0 divider.		
04h	REG103209	7:0	Default: 0x40	Access: R/W	
(103209h)	-	7	Reserved.		
	PWM0_VDBEN_SW	6	PWM0 Vsync double buffer	enable by software.	
			1: Enable.		
		F. 4	0: Disable. Reserved.		
	- DWWO DDEN	5:4			
	PWMO_DBEN	3	PWM0 double buffer enable.		
	PWM0_RESET_EN	1	PWM0 Vsync reset0.		
	PWM0_VDBEN PWM0_POLARITY	0	PWM0 Vsync double buffer PWM0 polarity.	енаріе.	
 05h	REG10320A	7:0	Default: 0x00	Access: R/W	
(10320Ah)	PWM1_PERIOD[7:0]	7:0	PWM1 period.	/100033. IV/ VV	
05h	REG10320B	7:0	Default: 0x00	Access: R/W	
(10320Bh)	PWM1_PERIOD[15:8]	7:0	See description of '10320Ah		
 06h	REG10320C	7:0	Default: 0x00	Access: R/W	
(10320Ch)	PWM1_DUTY[7:0]	7:0	PWM1 duty.	<u> </u>	
06h	REG10320D	7:0	Default: 0x00	Access: R/W	
(10320Dh)	PWM1_DUTY[15:8]	7:0	See description of '10320Ch		
07h	REG10320E	7:0	Default: 0x00	Access: R/W	
(10320Eh)	PWM1_DIV[7:0]	7:0	PWM1 divider.	1	
07h	REG10320F	7:0	Default: 0x40	Access: R/W	
(10320Fh)		7	Reserved.	1	



Index (Absolute)	Mnemonic	Bit	Description	
	PWM1_VDBEN_SW	6	PWM1 Vsync double buffer 1: Enable. 0: Disable.	enable by software.
	-	5:4	Reserved.	
	PWM1_DBEN	3	PWM1 double buffer enable	
	PWM1_RESET_EN	2	PWM1 Vsync reset1.	
	PWM1_VDBEN	1	PWM1 Vsync double buffer	enable.
	PWM1_POLARITY	0	PWM1 polarity.	
08h	REG103210	7:0	Default: 0x00	Access: R/W
(103210h)	PWM2_PERIOD[7:0]	7:0	PWM2 period.	
08h	REG103211	7:0	Default: 0x00	Access: R/W
(103211h)	PWM2_PERIOD[15:8]	7:0	See description of '103210h'.	
09h	REG103212	7:0	Default: 0x00	Access: R/W
(103212h)	PWM2_DUTY[7:0]	7:0	PWM2 duty.	
09h	REG103213	7:0	Default: 0x00	Access: R/W
(103213h)	PWM2_DUTY[15:8]	7:0	See description of '103212h	'. _.
<u> </u>	REG103214	7:0	Default: 0x00	Access: R/W
(103214h)	PWM2_DIV[7:0]	7:0	PWM2 divider.	
0Ah	REG103215	7:0	Default: 0x40	Access: R/W
(103215h)	-	7	Reserved.	
	PWM2_VDBEN_SW	6	PWM2 Vsync double buffer enable by software. 1: Enable. 0: Disable.	
	-	5:4	Reserved.	
	PWM2_DBEN	3	PWM2 double buffer enable	
	PWM2_RESET_EN	2	PWM2 Vsync reset2.	
	PWM2_VDBEN	1	PWM2 Vsync double buffer	enable.
	PWM2_POLARITY	0	PWM2 polarity.	
0Bh	REG103216	7:0	Default: 0x00	Access: R/W
(103216h)	PWM3_PERIOD[7:0]	7:0	PWM3 period.	
0Bh	REG103217	7:0	Default: 0x00	Access: R/W
(103217h)	PWM3_PERIOD[15:8]	7:0	See description of '103216h	'. <u> </u>
0Ch	REG103218	7:0	Default: 0x00	Access: R/W
(103218h)	PWM3_DUTY[7:0]	7:0	PWM3 duty.	



ndex Absolute)	Mnemonic	Bit	Description	
)Ch	REG103219	7:0	Default: 0x00	Access: R/W
103219h)	PWM3_DUTY[15:8]	7:0	See description of '103218h	ı <u>.</u>
Dh	REG10321A	7:0	Default: 0x00	Access: R/W
10321Ah)	PWM3_DIV[7:0]	7:0	PWM3 divider.	·
Dh	REG10321B	7:0	Default: 0x40	Access: R/W
10321Bh)	-	7	Reserved.	
	PWM3_VDBEN_SW	6	PWM3 Vsync double buffer 1: Enable. 0: Disable.	enable by software.
	-	5:4	Reserved.	
	PWM3_DBEN	3	PWM3 double buffer enable	e.
	PWM3_RESET_EN	2	PWM3 Vsync reset3.	
	PWM3_VDBEN	1	PWM3 Vsync double buffer	enable.
	PWM3_POLARITY	0	PWM3 polarity.	
h	REG10321C	7:0	Default: 0x00 Access: R/W	
0321Ch)	PWM4_PERIOD[7:0]	7:0	PWM4 period.	
4000451)	REG10321D	7:0	Default: 0x00	Access: R/W
	PWM4_PERIOD[15:8]	7:0	See description of '10321Ch'.	
h	REG10321E	7:0	Default: 0x00	Access: R/W
0321Eh)	PWM4_DUTY[7:0]	7:0	PWM4 duty.	
h	REG10321F	7:0	Default: 0x00	Access: R/W
0321Fh)	PWM4_DUTY[15:8]	7:0	See description of '10321Eh	<u>'.</u>
)h	REG103220	7:0	Default: 0x00	Access: R/W
103220h)	PWM4_DIV[7:0]	7:0	PWM4 divider.	
Oh	REG103221	7:0	Default: 0x40	Access: R/W
103221h)	-	7	Reserved.	
	PWM4_VDBEN_SW	6	PWM4 Vsync double buffer 1: Enable. 0: Disable.	enable by software.
	-	5:4	Reserved.	
	PWM4_DBEN	3	PWM4 double buffer enable	е.
	PWM4_RESET_EN	2	PWM4 Vsync reset4.	
			PWM4 Vsync reset4. PWM4 Vsync double buffer enable.	



Index	Mnemonic	Dit	Description	
(Absolute)	winemonic	Bit	Description	
11h	REG103222	7:0	Default: 0x00	Access: R/W
(103222h)	PWM5_PERIOD[7:0]	7:0	PWM5 period.	
11h	REG103223	7:0	Default: 0x00	Access: R/W
(103223h)	PWM5_PERIOD[15:8]	7:0	See description of '103222h'.	_
12h	REG103224	7:0	Default: 0x00	Access: R/W
(103224h)	PWM5_DUTY[7:0]	7:0	PWM5 duty.	
12h	REG103225	7:0	Default: 0x00	Access: R/W
(103225h)	PWM5_DUTY[15:8]	7:0	See description of '103224h'.	
13h	REG103226	7:0	Default: 0x00	Access: R/W
(103226h)	PWM5_DIV[7:0]	7:0	PWM5 divider.	
13h	REG103227	7:0	Default: 0x40 Access: R/W	
(103227h)	-	7	Reserved.	
	PWM5_VDBEN_SW	6	PWM5 Vsync double buffer enable by software. 1: Enable. 0: Disable.	
-	-	5:4	Reserved.	
	PWM5_DBEN	3	PWM5 double buffer enable.	
	PWM5_RESET_EN	2	PWM5 Vsync reset5.	
	PWM5_VDBEN	1	PWM5 Vsync double buffer e	nable.
	PWM5_POLARITY	0	PWM5 polarity.	
14h	REG103228	7:0	Default: 0x00	Access: R/W
(103228h)	RST_MUX1	7	PWM1 reset mux.	
	-	6:4	Reserved.	
	HS_RST_CNT1[3:0]	3:0	PWM1 Hsync reset counter.	
14h	REG103229	7:0	Default: 0x00	Access: R/W
(103229h)	RST_MUX0	7	PWM0 reset mux.	
	-	6:4	Reserved.	
	HS_RST_CNT0[3:0]	3:0	PWM0 Hsync reset counter.	
15h	REG10322A	7:0	Default: 0x00	Access: R/W
(10322Ah)	RST_MUX3	7	PWM3 reset mux.	
	-	6:4	Reserved.	
	HS_RST_CNT3[3:0]	3:0	PWM3 Hsync reset counter.	
15h	REG10322B	7:0	Default: 0x00	Access: R/W



Index (Absolute)	Mnemonic	Bit	Description	
(10322Bh)	RST_MUX2	7	PWM2 reset mux.	
	-	6:4	Reserved.	
	HS_RST_CNT2[3:0]	3:0	PWM2 Hsync reset counter.	
16h	REG10322C	7:0	Default: 0x00	Access: R/W
(10322Ch)	RST_MUX5	7	PWM5 reset mux.	
	-	6:4	Reserved.	
	HS_RST_CNT5[3:0]	3:0	PWM5 Hsync reset counter.	
16h	REG10322D	7:0	Default: 0x00	Access: R/W
(10322Dh)	RST_MUX4	7	PWM4 reset mux.	
	-	6:4	Reserved.	
	HS_RST_CNT4[3:0]	3:0	PWM4 Hsync reset counter.	
17h ~ 1Fh	-	7:0	Default: -	Access: -
(10322Eh ~ 10323Fh)	-	-	Reserved.	
20h	REG103240	7:0	Default: 0x00	Access: R/W
-	PWM3_PERIOD_EXT[1:0]	7:6	PWM3 extra 2-bit period sett	ing.
	PWM2_PERIOD_EXT[1:0]	5:4	PWM2 extra 2-bit period setting.	
	PWM1_PERIOD_EXT[1:0]	3:2	PWM1 extra 2-bit period setting.	
	PWM0_PERIOD_EXT[1:0]	1:0	PWM0 extra 2-bit period sett	ing.
20h	REG103241	7:0	Default: 0x00	Access: R/W
(103241h)	-	7:4	Reserved.	
	PWM5_PERIOD_EXT[1:0]	3:2	PWM5 extra 2-bit period sett	ing.
	PWM4_PERIOD_EXT[1:0]	1:0	PWM4 extra 2-bit period sett	ing.
21h	REG103242	7:0	Default: 0x00	Access: R/W
(103242h)	PWM3_DUTY_EXT[1:0]	7:6	PWM3 extra 2-bit duty settin	g.
	PWM2_DUTY_EXT[1:0]	5:4	PWM2 extra 2-bit duty settin	g.
	PWM1_DUTY_EXT[1:0]	3:2	PWM1 extra 2-bit duty settin	g.
	PWM0_DUTY_EXT[1:0]	1:0	PWM0 extra 2-bit duty settin	g.
21h	REG103243	7:0	Default: 0x00	Access: R/W
(103243h)	-	7:4	Reserved.	
	PWM5_DUTY_EXT[1:0]	3:2	PWM5 extra 2-bit duty settin	g.
	PWM4_DUTY_EXT[1:0]	1:0	PWM4 extra 2-bit duty settin	g.
22h	REG103244	7:0	Default: 0x00	Access: R/W



Index (Absolute)	Mnemonic	Bit	Description	
(103244h)	PWM0_DIV_EXT[7:0]	7:0	PWM0 extra 8-bit divider set	tina.
22h	REG103245	7:0	Default: 0x00	Access: R/W
(103245h)	PWM1_DIV_EXT[7:0]	7:0	PWM1 extra 8-bit divider set	
 23h	REG103246	7:0	Default: 0x00	Access: R/W
(103246h)	PWM2_DIV_EXT[7:0]	7:0	PWM2 extra 8-bit divider set	ting.
23h	REG103247	7:0	Default: 0x00	Access: R/W
(103247h)	PWM3_DIV_EXT[7:0]	7:0	PWM3 extra 8-bit divider set	ting.
24h	REG103248	7:0	Default: 0x00	Access: R/W
(103248h)	PWM4_DIV_EXT[7:0]	7:0	PWM4 extra 8-bit divider set	ting.
24h	REG103249	7:0	Default: 0x00	Access: R/W
(103249h)	PWM5_DIV_EXT[7:0]	7:0	PWM5 extra 8-bit divider setting.	
28h	REG103250	7:0	Default: 0x00	Access: R/W
(103250h)	PWM0_SHIFT[7:0]	7:0	PWM0 rising point shift counter.	
28h	REG103251	7:0	Default: 0x00	Access: R/W
(103251h)	PWM0_SHIFT[15:8]	7:0	See description of '103250h'.	
29h (103252h)	REG103252	7:0	Default: 0x00	Access: R/W
	-	7:2	Reserved.	
	PWM0_SHIFT[17:16]	1:0	See description of '103250h'	•
2Ah	REG103254	7:0	Default: 0x00	Access: R/W
(103254h)	PWM1_SHIFT[7:0]	7:0	PWM1 rising point shift coun	ter.
2Ah	REG103255	7:0	Default: 0x00	Access: R/W
(103255h)	PWM1_SHIFT[15:8]	7:0	See description of '103254h'	
2Bh	REG103256	7:0	Default: 0x00	Access: R/W
(103256h)	-	7:2	Reserved.	
	PWM1_SHIFT[17:16]	1:0	See description of '103254h'	
2Ch	REG103258	7:0	Default: 0x00	Access: R/W
(103258h)	PWM2_SHIFT[7:0]	7:0	PWM2 rising point shift coun	ter.
2Ch	REG103259	7:0	Default: 0x00	Access: R/W
(103259h)	PWM2_SHIFT[15:8]	7:0	See description of '103258h'	
2Dh	REG10325A	7:0	Default: 0x00	Access: R/W
(10325Ah)	-	7:2	Reserved.	
	PWM2_SHIFT[17:16]	1:0	See description of '103258h'	
2Eh	REG10325C	7:0	Default: 0x00	Access: R/W



Index (Absolute)	Mnemonic	Bit	Description	
(10325Ch)	PWM3_SHIFT[7:0]	7:0	PWM3 rising point shift cou	nter.
2Eh	REG10325D	7:0	Default: 0x00	Access: R/W
(10325Dh)	PWM3_SHIFT[15:8]	7:0	See description of '10325Ch	
 2Fh	REG10325E	7:0	Default: 0x00	Access: R/W
(10325Eh)	-	7:2	Reserved.	
	PWM3_SHIFT[17:16]	1:0	See description of '10325Ch'.	
30h	REG103260	7:0	Default: 0x00	Access: R/W
(103260h)	PWM4_SHIFT[7:0]	7:0	PWM4 rising point shift cou	nter.
30h	REG103261	7:0	Default: 0x00	Access: R/W
(103261h)	PWM4_SHIFT[15:8]	7:0	See description of '103260h'.	
31h	REG103262	7:0	Default: 0x00	Access: R/W
(103262h)	-	7:2	Reserved.	
	PWM4_SHIFT[17:16]	1:0	See description of '103260h	า'.
32h	REG103264	7:0	Default: 0x00	Access: R/W
(103264h)	PWM5_SHIFT[7:0]	7:0	PWM5 rising point shift counter.	
H	REG103265	7:0	Default: 0x00	Access: R/W
(103265h)	PWM5_SHIFT[15:8]	7:0	See description of '103264h	1 '.
33h	REG103266	7:0	Default: 0x00	Access: R/W
(103266h)	-	7:2	Reserved.	
	PWM5_SHIFT[17:16]	1:0	See description of '103264h	n'
34h	REG103268	7:0	Default: 0x00	Access: R/W
(103268h)	-	7:6	Reserved.	
	NVS_RST_EN5	5	PWM5 enable NVSYNC rese	et function.
	NVS_RST_EN4	4	PWM4 enable NVSYNC rese	et function.
	NVS_RST_EN3	3	PWM3 enable NVSYNC rese	et function.
	NVS_RST_EN2	2	PWM2 enable NVSYNC rese	et function.
	NVS_RST_EN1	1	PWM1 enable NVSYNC rese	et function.
	NVS_RST_EN0	0	PWM0 enable NVSYNC rese	et function.
34h	REG103269	7:0	Default: 0x00	Access: R/W
(103269h)	-	7:6	Reserved.	
	NVS_ALIGN_INV5	5	PWM5 select NVSYNC align 0: Align with left. 1: Align with right.	with left flag inv.



Index (Absolute)	Mnemonic	Bit	Description			
	NVS_ALIGN_INV4	4	PWM4 select NVSYNC align with left flag inv. 0: Align with left. 1: Align with right.			
	NVS_ALIGN_INV3	3	PWM3 select NVSYNC align with left flag inv. 0: Align with left. 1: Align with right.			
	NVS_ALIGN_INV2	2	PWM2 select NVSYNC align with left flag inv. 0: Align with left. 1: Align with right.			
	NVS_ALIGN_INV1	1	PWM1 select NVSYNC align with left flag inv. 0: Align with left. 1: Align with right.			
	NVS_ALIGN_INV0	0	PWM0 select NVSYNC align with left flag inv. 0: Align with left. 1: Align with right.			
35h	REG10326A	7:0	Default: 0x00	Access: R/W		
(10326Ah)	-	7:6	Reserved.			
	NVS_ALIGN_EN5	5	PWM5 enable NVSYNC align left flag function.			
	NVS_ALIGN_EN4	4	PWM4 enable NVSYNC align left flag function.			
	NVS_ALIGN_EN3	3	PWM3 enable NVSYNC align left flag function.			
	NVS_ALIGN_EN2	2	PWM2 enable NVSYNC align left flag function.			
	NVS_ALIGN_EN1	1	PWM1 enable NVSYNC align left flag function.			
	NVS_ALIGN_EN0	0	PWM0 enable NVSYNC align left flag function.			
36h ~ 37h	-	7:0	Default: -	Access: -		
(10326Ch ~ 10326Fh)	-	-	Reserved.			
54h	REG1032A8	7:0	Default: 0xFF	Access: R/W		
(1032A8h)	PWM0_HIT_CNT_ST[7:0]	7:0	PWM0 period hit count start	for mask.		
54h	REG1032A9	7:0	Default: 0x0F Access: R/W			
(1032A9h)	PWM0_EN_MASK	7	PWM0 mask enable.			
	-	6:4	Reserved.			
	PWM0_HIT_CNT_ST[11:8]	3:0	See description of '1032A8h'.			
55h	REG1032AA	7:0	Default: 0xFF Access: R/W			
(1032AAh)	PWM0_HIT_CNT_END[7:0]	7:0	PWM0 period hit count end for mask.			
55h	REG1032AB	7:0	Default: 0x0F	Access: R/W		



Index (Absolute)	Mnemonic	Bit	Description		
(1032ABh)	-	7:4	Reserved.		
	PWM0_HIT_CNT_END[11:8]	3:0	See description of '1032AAh'.		
56h	REG1032AC	7:0	Default: 0xFF	Access: R/W	
(1032ACh)	PWM1_HIT_CNT_ST[7:0]	7:0	PWM1 period hit count start for mask.		
56h	REG1032AD	7:0	Default: 0x0F	Access: R/W	
(1032ADh)	PWM1_EN_MASK	7	PWM1 mask enable.		
	-	6:4	Reserved.		
	PWM1_HIT_CNT_ST[11:8]	3:0	See description of '1032ACh'.		
57h	REG1032AE	7:0	Default: 0xFF	Access: R/W	
(1032AEh)	PWM1_HIT_CNT_END[7:0]	7:0	PWM1 period hit count end for mask.		
57h (1032AFh)	REG1032AF	7:0	Default: 0x0F	Access: R/W	
	-	7:4	Reserved.		
	PWM1_HIT_CNT_END[11:8]	3:0	See description of '1032AEh'.		
58h	REG1032B0	7:0	Default: 0xFF	Access: R/W	
(1032B0h)	PWM2_HIT_CNT_ST[7:0]	7:0	PWM2 period hit count start for mask.		
58h	REG1032B1	7:0	Default: 0x0F	Access: R/W	
(1032B1h)	PWM2_EN_MASK	7	PWM2 mask enable.		
	-	6:4	Reserved.		
	PWM2_HIT_CNT_ST[11:8]	3:0	See description of '1032B0h'.		
59h	REG1032B2	7:0	Default: 0xFF	Access: R/W	
(1032B2h)	PWM2_HIT_CNT_END[7:0]	7:0	PWM2 period hit count end for mask.		
59h	REG1032B3	7:0	Default: 0x0F	Access: R/W	
(1032B3h)	-	7:4	Reserved.		
	PWM2_HIT_CNT_END[11:8]	3:0	See description of '1032B2h'.		
5Ah	REG1032B4	7:0	Default: 0xFF	Access: R/W	
(1032B4h)	PWM3_HIT_CNT_ST[7:0]	7:0	PWM3 period hit count start for mask.		
5Ah	REG1032B5	7:0	Default: 0x0F	Access: R/W	
(1032B5h)	PWM3_EN_MASK	7	PWM3 mask enable.		
	-	6:4	Reserved.		
	PWM3_HIT_CNT_ST[11:8]	3:0	See description of '1032B4h'.		
			•		



Index (Absolute)	Mnemonic	Bit	Description		
5Bh	REG1032B6	7:0	Default: 0xFF	Access: R/W	
(1032B6h)	PWM3_HIT_CNT_END[7:0]	7:0	PWM3 period hit count end for mask.		
5Bh (1032B7h)	REG1032B7	7:0	Default: 0x0F Access: R/W		
	-	7:4	Reserved.		
	PWM3_HIT_CNT_END[11:8]	3:0	See description of '1032B6h'.		
5Ch	REG1032B8	7:0	Default: 0xFF	Access: R/W	
(1032B8h)	PWM4_HIT_CNT_ST[7:0]	7:0	PWM4 period hit count start for mask.		
5Ch	REG1032B9	7:0	Default: 0x0F	Access: R/W	
(1032B9h)	PWM4_EN_MASK	7	PWM4 mask enable.		
	-	6:4	Reserved.		
	PWM4_HIT_CNT_ST[11:8]	3:0	See description of '1032B8h'.		
5Dh (1032BAh)	REG1032BA	7:0	Default: 0xFF Access: R/W		
	PWM4_HIT_CNT_END[7:0]	7:0	PWM4period hit count end for mask.		
5Dh	REG1032BB	7:0	Default: 0x0F	Access: R/W	
(1032BBh)	-	7:4	Reserved.		
	PWM4_HIT_CNT_END[11:8	3:0	See description of '1032BAh'.		
5Eh	REG1032BC	7:0	Default: 0xFF	Access: R/W	
(1032BCh)	PWM5_HIT_CNT_ST[7:0]	7:0	PWM5 period hit count start	for mask.	
5Eh	REG1032BD	7:0	Default: 0x0F	Access: R/W	
(1032BDh)	PWM5_EN_MASK	7	PWM5 mask enable.		
	-	6:4	Reserved.		
	PWM5_HIT_CNT_ST[11:8]	3:0	See description of '1032BCh'.		
5Fh	REG1032BE	7:0	Default: 0xFF	Access: R/W	
(1032BEh)	PWM5_HIT_CNT_END[7:0]	7:0	PWM5 period hit count end f	or mask.	
5Fh	REG1032BF	7:0	Default: 0x0F	Access: R/W	
(1032BFh)	-	7:4	Reserved.		
	PWM5_HIT_CNT_END[11:8	3:0	See description of '1032BEh'.		
64h	REG1032C8	7:0	Default: 0x00	Access: R/W	
(1032C8h)	-	7:6	Reserved.		
	PWM5_LEFT_MASK	5	PWM5 mask left enable.		



Index (Absolute)	Mnemonic	Bit	Description	
(Absolute)	PWM4_LEFT_MASK	4	PWM4 mask left enable.	
	PWM3_LEFT_MASK	3	PWM3 mask left enable.	
	PWM2_LEFT_MASK	2	PWM2 mask left enable.	
	PWM1_LEFT_MASK	1	PWM1 mask left enable.	
	PWM0_LEFT_MASK	0	PWM0 mask left enable.	
65h	REG1032CA	7:0	Default: 0x00 Access: R/W	
(1032CAh)	-	7:6	Reserved.	
	PWM5_INV_LEFT	5	Inverse left_input for right of PWM5.	
	PWM4_INV_LEFT	4	Inverse left_input for right of PWM4.	
	PWM3_INV_LEFT	3	Inverse left_input for right of PWM3.	
	PWM2_INV_LEFT	2	Inverse left_input for right of PWM2.	
	PWM1_INV_LEFT	1	Inverse left_input for right of PWM1.	
	PWM0_INV_LEFT	0	Inverse left_input for right of PWM0.	
66h (1032CCh)	REG1032CC	7:0	Default: 0x00 Access: R/W	
	EN_FP_L_INT3	7	Enable falling pulse interrupt of PWM3 of left.	
	EN_RP_L_INT3	6	Enable rising pulse interrupt of PWM3 of left.	
	EN_FP_L_INT2	5	Enable falling pulse interrupt of PWM2 of left.	
	EN_RP_L_INT2	4	Enable rising pulse interrupt of PWM2 of left.	
	EN_FP_L_INT1	3	Enable falling pulse interrupt of PWM1 of left.	
	EN_RP_L_INT1	2	Enable rising pulse interrupt of PWM1 of left.	
	EN_FP_L_INTO	1	Enable falling pulse interrupt of PWM0 of left.	
	EN_RP_L_INTO	0	Enable rising pulse interrupt of PWM0 of left.	
66h	REG1032CD	7:0	Default: 0x00 Access: R/W	
(1032CDh)	-	7:4	Reserved.	
	EN_FP_L_INT5	3	Enable falling pulse interrupt of PWM5 of left.	
	EN_RP_L_INT5	2	Enable rising pulse interrupt of PWM5 of left.	
	EN_FP_L_INT4	1	Enable falling pulse interrupt of PWM4 of left.	
	EN_RP_L_INT4	0	Enable rising pulse interrupt of PWM4 of left.	
67h	REG1032CE	7:0	Default: 0x00 Access: R/W	
(1032CEh)	EN_FP_R_INT3	7	Enable falling pulse interrupt of PWM3 of right.	
	EN_RP_R_INT3	6	Enable rising pulse interrupt of PWM3 of right.	
	EN_FP_R_INT2	5	Enable falling pulse interrupt of PWM2 of right.	
	EN_RP_R_INT2	4	Enable rising pulse interrupt of PWM2 of right.	



Index (Absolute)	Mnemonic	Bit	Description		
	EN_FP_R_INT1	3	Enable falling pulse interrupt	of PWM1 of right.	
	EN_RP_R_INT1	2	Enable rising pulse interrupt	of PWM1 of right.	
	EN_FP_R_INTO	1	Enable falling pulse interrupt of PWM0 of right.		
	EN_RP_R_INTO	0	Enable rising pulse interrupt of PWM0 of right.		
67h	REG1032CF	7:0	Default: 0x00 Access: R/W		
(1032CFh)	-	7:4	Reserved.		
	EN_FP_R_INT5	3	Enable falling pulse interrupt of PWM5 of right.		
	EN_RP_R_INT5	2	Enable rising pulse interrupt of PWM5 of right.		
	EN_FP_R_INT4	1	Enable falling pulse interrupt of PWM4 of right.		
	EN_RP_R_INT4	0	Enable rising pulse interrupt of PWM4 of right.		
68h	REG1032D0	7:0	Default: 0xFF	Access: R/W	
(1032D0h)	PWM0_HIT_CNT_ST2[7:0]	7:0	PWM0 period hit count start for mask2.		
68h (1032D1h)	REG1032D1	7:0	Default: 0x0F	Access: R/W	
	PWM0_EN_LR_MASK	7	PWM0 LR mask enable.		
	-	6:4	Reserved.		
	PWM0_HIT_CNT_ST2[11:8	3:0	See description of '1032D0h'.		
69h	REG1032D2	7:0	Default: 0xFF	Access: R/W	
(1032D2h)	PWM0_HIT_CNT_END2[7:0	7:0	PWM0 period hit count end for mask2.		
69h	REG1032D3	7:0	Default: 0x0F	Access: R/W	
(1032D3h)	-	7:4	Reserved.		
	PWM0_HIT_CNT_END2[11: 8]	3:0	See description of '1032D2h'.		
6Ah	REG1032D4	7:0	Default: 0xFF	Access: R/W	
(1032D4h)	PWM1_HIT_CNT_ST2[7:0]	7:0	PWM1 period hit count start	for mask2.	
6Ah	REG1032D5	7:0	Default: 0x0F	Access: R/W	
(1032D5h)	PWM1_EN_LR_MASK	7	PWM1 LR mask enable.		
	-	6:4	Reserved.		
	PWM1_HIT_CNT_ST2[11:8	3:0	See description of '1032D4h'.		
6Bh	REG1032D6	7:0	Default: 0xFF	Access: R/W	
(1032D6h)	PWM1_HIT_CNT_END2[7:0]	7:0	PWM1 period hit count end fo	or mask2.	
			1		



Index (Absolute)	Mnemonic	Bit	Description	
6Bh (1032D7h)	REG1032D7	7:0	Default: 0x0F	Access: R/W
	-	7:4	Reserved.	
	PWM1_HIT_CNT_END2[11: 8]	3:0	See description of '1032D6h'.	
6Ch	REG1032D8	7:0	Default: 0xFF	Access: R/W
(1032D8h)	PWM2_HIT_CNT_ST2[7:0]	7:0	PWM2 period hit count start for mask2.	
6Ch	REG1032D9	7:0	Default: 0x0F	Access: R/W
(1032D9h)	PWM2_EN_LR_MASK	7	PWM2 LR mask enable.	
	-	6:4	Reserved.	
	PWM2_HIT_CNT_ST2[11:8	3:0	See description of '1032D8h'.	
6Dh	REG1032DA	7:0	Default: 0xFF	Access: R/W
(1032DAh)	PWM2_HIT_CNT_END2[7:0	7:0	PWM2 period hit count end for mask2.	
6Dh (1032DBh)	REG1032DB	7:0	Default: 0x0F	Access: R/W
	-	7:4	Reserved.	
	PWM2_HIT_CNT_END2[11: 8]	3:0	See description of '1032DAh'.	
6Eh	REG1032DC	7:0	Default: 0xFF	Access: R/W
(1032DCh)	PWM3_HIT_CNT_ST2[7:0]	7:0	PWM3 period hit count start	for mask2.
6Eh	REG1032DD	7:0	Default: 0x0F	Access: R/W
(1032DDh)	PWM3_EN_LR_MASK	7	PWM3 LR mask enable.	
	-	6:4	Reserved.	
	PWM3_HIT_CNT_ST2[11:8	3:0	See description of '1032DCh'.	
6Fh	REG1032DE	7:0	Default: 0xFF	Access: R/W
(1032DEh)	PWM3_HIT_CNT_END2[7:0]	7:0	PWM3 period hit count end for mask2.	
6Fh	REG1032DF	7:0	Default: 0x0F	Access: R/W
(1032DFh)	-	7:4	Reserved.	
	PWM3_HIT_CNT_END2[11: 8]	3:0	See description of '1032DEh'.	
70h	REG1032E0	7:0	Default: 0xFF	Access: R/W
(1032E0h)	PWM4_HIT_CNT_ST2[7:0]	7:0	PWM4 period hit count start for mask2.	



Index	Mnemonic	Bit	Description		
(Absolute)					
70h	REG1032E1	7:0	Default: 0x0F	Access: R/W	
(1032E1h)	PWM4_EN_LR_MASK	7	PWM4 LR mask enable.		
	-	6:4	Reserved.		
	PWM4_HIT_CNT_ST2[11:8	3:0	See description of '1032E0h'.		
71h	REG1032E2	7:0	Default: 0xFF	Access: R/W	
(1032E2h)	PWM4_HIT_CNT_END2[7:0	7:0	PWM4 period hit count end for mask2.		
71h	REG1032E3	7:0	Default: 0x0F	Access: R/W	
(1032E3h)	-	7:4	Reserved.		
	PWM4_HIT_CNT_END2[11: 8]	3:0	See description of '1032E2h'.		
72h	REG1032E4	7:0	Default: 0xFF	Access: R/W	
(1032E4h)	PWM5_HIT_CNT_ST2[7:0]	7:0	PWM5 period hit count start for mask2.		
72h	REG1032E5	7:0	Default: 0x0F	Access: R/W	
1032E5h)	PWM5_EN_LR_MASK	7	PWM5 LR mask enable.		
	-	6:4	Reserved.		
	PWM5_HIT_CNT_ST2[11:8	3:0	See description of '1032E4h'.		
73h	REG1032E6	7:0	Default: 0xFF	Access: R/W	
(1032E6h)	PWM5_HIT_CNT_END2[7:0	7:0	PWM5 period hit count end for mask2.		
73h	REG1032E7	7:0	Default: 0x0F Access: R/W		
(1032E7h)	-	7:4	Reserved.		
	PWM5_HIT_CNT_END2[11: 8]	3:0	See description of '1032E6h'.		
78h	REG1032F1	7:0	Default: 0x00	Access: R/W	
(1032F1h)	INV_3D_FLAG	7	Inverse 3D flag.		
	_	6:0	Reserved.		



REGISTER TABLE REVISION HISTORY

Date	Bank	Register
07/22/2010		Ÿ Created first version.