

Attention Please: Under the technology license agreement between MStar and Dolby/SRS/BBE/DivX/Microsoft/QSound, MStar is obliged not to provide samples that incorporate Dolby/SRS/BBE/DivX/Microsoft/QSound technology to any third party who is not a qualified licensee of Dolby/SRS/BBE/DivX/Microsoft/QSound respectively.

## **FEATURES**

MST6M48RVS, a single chip Multimedia TV SoC that supports TV channel decoding, and media-centre functionality enabled by a high performance AV CODEC and CPU Key features includes,

- 1. Analog TV Front-End Demodulator
- 2. A Multi-Standard A/V Format Decoder
- 3. The MStarACE-5<sup>UC</sup> Video Processor
- 4. Home Theater Sound Processor
- 5. Peripheral and Power Management

## ■ High Performance Micro-processor

- High speed/performance 32-bit RISC CPU
- Memory Mangement Unit for Linux support
- Three full duplex UARTs
- · Supports USB and ISP programming
- DMA Engine

### MPEG-2 Video Decoder

- ISO/IEC 13818-2 MPEG-2 video MP@HL
- Automatic frame rate conversion
- Supports resolution up to HDTV (1080i, 720p) and SDTV

### MPEG-4 Video Decoder

- ISO/IEC 14496-2 MPEG-4 ASP video decoding
- Supports resolutions up to HDTV (1080p@30fps)
- Supports DivX<sup>1</sup> Home Theater & HD profiles Optional
- Supports VC-1, FLV video format decoding

#### H.264 Decoder

- ITU-T H.264, ISO/IEC 14496-10 (main and high profile up to level 4.1) video decoding
- Supports resolutions for all DVB, ATSC, HDTV, DVD and VCD
- Supports resolution up to 1080p@30fps
- Supports CABAC and CAVLC stream types

- Processing of ES and PES streams, extraction and provision of time stamps
- Up to 40 Mbits bitrate (Blu-ray spec.)

#### RealMedia Decoder

- Supports maximum resolution up to 1080p@30fps
- Supports RV8, RV9, RV10, RA8-LBR and HE-AAC decoders
- Supports file formats with RM and RMVB
- Supports Picture Re-sampling
- Supports in-loop de-block for B-frame

#### Hardware JPEG

- Supports sequential mode, single scan
- Supports both color and grayscale pictures
- Following the file header scan the hardware decoder fully handles the decode process
- Supports programmable Region of Interest (ROI)
- Supports formats: 422/411/420/444/422T
- Supports scaling down ratios: 1/2, 1/4, 1/8
- Supports picture rotation

### NTSC/PAL/SECAM Video Decoder

- Supports NTSC-M, NTSC-J, NTSC-4.43, PAL (B, D, G, H, M, N, I, Nc), and SECAM standards
- Automatic standard detection
- Motion adaptive 3D comb filter
- Five configurable CVBS & Y/C S-video inputs
- Supports Closed Caption (analog CC 608/ analog CC 708/digital CC 608/digital CC 708),
   V-chip and SCTE

## Multi-Standard TV Sound Processor

- SIF audio decoding
- Supports BTSC/A2/EIA-J demodulation
- Supports FM/AM demodulation
- Supports MTS Mode Mono/Stereo/SAP in BTSC/ EIA-J mode
- Supports Mono/Stereo/Dual in A2 mode
- Built-in audio sampling rate conversion (SRC)

Optional Please contact MStar sales for the correct suffix.

1 - 12/28/2009

<sup>&</sup>lt;sup>1</sup> Trademark of DivX, Inc.



- Audio processing for loudspeaker channel, including volume, balance, mute, tone, EQ, virtual stereo/surround and treble/bass controls
- Advanced sound processing options available, for example: Dolby<sup>1</sup>, SRS<sup>2</sup>, BBE<sup>3</sup>, QSound<sup>4</sup>
- Supports digital audio format decoding:
  - MPEG-1, MPEG-2 (Layer I/II), MP3, Dolby Digital (AC-3), AAC-LC, WMA
  - Dolby Digital Plus (E-AC-3) decoding Optional
  - HE-AAC 5.1 level 4 multi-channel decoding
- Simultaneously supports format decoding and transcoding to AC-3 (for AC-3 output support)
- Supports karaoke in MIDI media

#### Audio Interface

- One SIF audio input interface with minimal external saw filters
- Five L/R audio line-inputs
- Two L/R outputs for main speakers and additional line-outputs and one headphone output
- Supports stereo headphone driver
- I2S digital audio input & output
- S/PDIF digital audio output
- HDMI audio channel processing
- Programmable delay for audio/video synchronization

## Analog RGB Compliant Input Ports

- Two analog ports support up to 1080P
- Supports PC RGB input up to SXGA@75Hz
- Supports HDTV RGB/YPbPr/YCbCr
- Supports Composite Sync and SOG Sync-on-Green
- Automatic color calibration
- AV-link support

## Analogue RGB Auto-Configuration & Detection

- Auto input signal format and mode detection
- Auto-tuning function including phasing, positioning, offset, gain, and jitter detection
- · Sync Detection for H/V Sync

#### ■ DVI/HDCP/HDMI Compliant Input Ports

- Two HDMI/DVI Input ports
- HDMI 1.3 Compliant
- HDCP 1.1 Compliant
- 225MHz @ 1080P 60Hz input with 12-bit Deep-color support
- · CEC support
- Single link DVI 1.0 compliant
- Robust receiver with excellent long-cable support

## ■ MStar Advanced Color Engine (MStarACE-5<sup>UC</sup>)

- 10/12-bit internal data processing
- Fully programmable multi-function scaling engine
  - Nonlinear video scaling supports various modes including Panorama
  - Supports dynamic scaling for RM, VC-1
- UltraClear DTV video processing engine
  - UltraClear-base 3D video deinterlacer with edge and artifact smoother
  - Edge-oriented deinterlacer with edge and artifact smoother
  - Automatic 3:2/2:2/M:N pull-down detection and recovery
  - UltraClear-base 3D noise reduction for DTV or lousy air/cable input
  - MPEG artifact removal including de-blocking and mosquito noise reduction
  - Arbitrary frame rate conversion
- MStar Professional Picture Enhancement:
  - Dynamic brilliant and fresh color
  - Dynamic Blue Stretch
  - Intensified contrast and details
  - Dynamic Vivid Skin
  - Dynamic sharpened Luma/Chroma edges
  - Global and local dynamic depth of field perception
  - Accurate and independent color control
  - Supports sRGB and xvYCC color processing
  - Supports HDMI 1.3 deep color format
- Programmable 12-bit RGB gamma CLUT

## Output Interface

- Single/dual link 8/10-bit LVDS output
- Supports panel resolution up to Full-HD (1920x1080) @ 60Hz

<sup>&</sup>lt;sup>1</sup> Trademark of Dolby Laboratories

Trademark of SRS Labs, Inc.

<sup>&</sup>lt;sup>3</sup> Registered trademark of BBE Sound, Inc.

<sup>&</sup>lt;sup>4</sup> Registered trademark of QSound Labs, Inc.

 $<sup>^{\</sup>mbox{\scriptsize Optional}}$  Please contact MStar sales for the correct suffix.



- Supports TH/TI format
- Supports dithering options to 6/8-bit output
- · Spread spectrum output for EMI suppression

#### CVBS Video Outputs

- · Allows CVBS output of digital content
- Supports CVBS bypass output

## 2D Graphics Engine

- Hardware Graphics Engine for responsive interactive applications
- Supports point draw, line draw, rectangle draw/fill, text draw and trapezoid draw
- BitBlt, stretch BitBlt, trapezoid BitBlt, mirror BitBlt and rotate BitBlt
- Supports alpha and destination alpha compare
- Raster Operation (ROP)
- · Support Porter-Duff

#### VIF Demodulator

- Compliant with NTSC M/N, PAL B, G/H, I, D/K, SECAM L/L' standards
- · Digital low IF architecture
- Audio/Video dual-path processor
- Stepped-gain PGA with 25 dB tuning range and 1 dB tuning resolution

- Maximum IF gain of 37 dB
- Programmable TOP to accommodate different tuner gain and SAW filter insertion loss to optimize noise and linearity performance
- Multi-standard processing with single SAW
- Supports silicon tuner low IF output architecture

#### Connectivity

- Two USB 2.0 host ports
- USB architecture designed for efficient support of external storage devices in conjunction with off air broadcasting

#### Miscellaneous

- DRAM interface supporting single 16-bit DDR2
   2066MHz
- Bootable SPI interface with serial flash support
- Power control module with ultra low power MCU available in standby mode
- 216-pin LQFP package
- Operating Voltages: 1.26V (core), 1.8V (DDR2),
   2.5V and 3.3V (I/O and analog)



21 Cingi

## GENERAL DESCRIPTION

The MST6M48RVS is MStar's most up-to-date system-on-chip solution for flat panel integrated digital television products. Building on the success of MStar's preceding SOC series, the MST6M48RVS provides most cost-effective solution for multimedia TV application with creative and attractive features exclusively presented by MStar.

The MST6M48RVS integrates TV/multi-media all-purpose AV decoder, VIF demodulator, and advanced Sound/Video processor into a single device. This allows the overall BOM to be reduced significantly making the MST6M48RVS a very competitive multi-media TV solution.

The powerful multimedia A/V decoder inside MST6M48RVS is hosted with a dedicated hardware video codec engine to secure fast and stable video stream playback, an audio application specific DSP for digital audio format decoding and advanced sound effects, and a high performance RISC CPU to manipulate all possible user playback and control activities. With extendable USB 2.0 connectivity, an MST6M48RVS based system can be switched to a high quality media-center in a simple manner.

For standard users, the MST6M48RVS provides multi-standard analog TV support with adaptive 3D video decoding and VBI data extraction. The build-in audio decoder is capable of decoding FM, AM, -A2, BTSC and EIA-J sound standards. The MST6M48RVS supplies all the necessary A/V inputs and outputs to complete a receiver design including a multi-port HDMI receiver and component video ADC. All input selection multiplexed for video and audio are integrated, including full SCART support with CVBS output. The equipped MStar MStarACE-5<sup>UC</sup> color engine is the latest masterpiece of MStar famous color engine series providing excellent video and picture quality in Full-HD and large-scale displaying system.

To meet the increasingly popular energy legislative requirements without the use of additional hardware, the MST6M48RVS has an ultra low power standby mode during which an embedded MCU can act upon standby events and wake up the system as required.



## **ELECTRICAL SPECIFICATIONS**

## **Analog Interface Characteristics**

Parameter	Min	Тур	Max	Unit
VIDEO ADC Resolution		10		Bits
DC ACCURACY				
Differential Nonlinearity		TBD		LSB
Integral Nonlinearity		TBD		LSB
VIDEO ANALOG INPUT	. •		20	
Input Voltage Range	X			
Minimum		0.5		V p-p
Maximum		TBD		V p-p
Input Bias Current			1	uA
SWITCHING PERFORMANCE	K C			
Maximum Conversion Rate	170			MSPS
Minimum Conversion Rate			12	MSPS
HSYNC Input Frequency	15		200	kHz
PLL Clock Rate	12	*O	170	MHz
PLL Jitter	6), \	TBD		ps p-p
Sampling Phase Tempco		TBD		ps/°C
DIGITAL INPUTS	•			
Input Voltage, High (V <sub>IH</sub> )	2.5	15		V
Input Voltage, Low (V <sub>IL</sub> )			8.0	V
Input Current, High (I <sub>IH</sub> )			-1.0	uA
Input Current, Low (IL)			1.0	uA
Input Capacitance	70	5		pF
DIGITAL OUTPUTS				
Output Voltage, High (V <sub>OH</sub> )	VDDP-0.1			V
Output Voltage, Low (V <sub>oL</sub> )			0.1	V
VIDEO ANALOG OUTPUT				
CVBS Buffer Output				
Output Low		0.2		V
Output High		1.2		V
AUDIO				
ADC Input		2.8		V p-p
DAC Output		2.8		V p-p
SIF Input Range				
Minimum Maximum	1.0		0.1	V p-p
widAllTidiTi	1.0			V p-p



Parameter	Min	Тур	Max	Unit
SAR ADC Input	0		3.3	V
FB ADC Input*	0		1.2	• V

Specifications subject to change without notice.

Note: Input full scale is 1.2V, but input range is 0 ~ 3.3V.

## **Recommended Operating Power Conditions**

Parameter	Symbol	Min Typ	Max	Units
3.3V Supply Voltages	$V_{VDD\_33}$	3.14	3.46	V
2.5V Supply Voltages	V <sub>VDD 25</sub>	2.38	2.62	V
1.8V Supply Voltages	V <sub>VDD 18</sub>	1.70	1.90	V
1.26V Supply Voltages	V <sub>VDD_126</sub>	1.20	1.32	V

## **Absolute Maximum Ratings**

Parameter	Symbol	Min	Max	Units
3.3V Supply Voltages	V <sub>VDD_33</sub>		3.6	V
2.5V Supply Voltages	V <sub>VDD_25</sub>	XO C	2.75	V
1.8V Supply Voltages	V <sub>VDD_18</sub>		1.98	V
1.26V Supply Voltages	$V_{VDD\_126}$	0	1.32	V
Input Voltage (5V tolerant inputs)	V <sub>IN5Vtol</sub>	1 6	5.0	V
Input Voltage (non 5V tolerant inputs)	VIN		$V_{VDD\_33}$	V
Ambient Operating Temperature	T <sub>A</sub>	0	70	°C
Storage Temperature	T <sub>STG</sub>	-40	150	°C
Junction Temperature	TJ	<b>O</b>	150	°C

Note: Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and does not imply functional operation of the device. Exposure to absolute maximum ratings for extended periods may affect device reliability.




## ORDERING GUIDE

Part Number	Temperature	Package	Package
	Range	Description	Option
MST6M48RVS-LF	0°C to +70°C	LQFP	216
MST6M48RVS-LF-XX	0°C to +70°C	LQFP	216

#### Note:

XX suffix represents advanced features. Please contact MStar sales for details.

## MARKING INFORMATION



The SRS TruSurround XT<sup>TM</sup> TruSurround TruSurround HD<sup>TM</sup> TruSurround HD are protected under US and foreign patents issued and/or pending. SRS TruSurround XT, SRS TruSurround HD, SRS and (O) symbol are trademarks of SRS Labs, Inc. in the United States and selected foreign countries. Neither the purchase of the MST6M48RVS, nor the corresponding sale of audio enhancement equipment conveys the right to sell commercialized recordings made with any SRS technology. SRS Labs requires all set makers to comply with all rules and regulations as outlined in the SRS Trademark Usage Manual separately provided.

Supply of this Implementation of Dolby Technology does not convey a license nor imply a right under any patent, or any other Industrial or Intellectual Property Right of Dolby Laboratories, to use this Implementation in any finished end-user or ready-to-use final product. Companies planning to use this Implementation in products must obtain a license from Dolby Laboratories Licensing Corporation before designing such products.

This product includes technology owned by Microsoft and cannot be used or further distributed without a license from Microsoft.

## **DISCLAIMER**

MSTAR SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. NO RESPONSIBILITY IS ASSUMED BY MSTAR SEMICONDUCTOR ARISING OUT OF THE APPLICATION OR USER OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.



Electrostatic charges accumulate on both test equipment and human body and can discharge without detection. MST6M48RVS comes with ESD protection circuitry; however, the device may be permanently damaged when subjected to high energy discharges. The device should be handled with proper ESD precautions to prevent malfunction and performance degradation.

## REVISION HISTORY

Document	Description	Date
MST6M48RVS_ds_v01	Initial release	Dec 2009
MST6M48RVS_ds_v02	Removed Teletext and NICAM related information	Dec 2009



## **REGISTER DESCRIPTION**

Scaler1 Register (Bank = 102F)

GOP\_INT Register (Bank = 102F, Sub-bank = 00)

GOP_IIVI F	Register (Bank = 102F, Sub-	oank =	: 00)	
GOP_INT	Register (Bank = 102F,	Sub-b	ank = 00)	
Index (Absolute)	Mnemonic	Bit	Description	*(O
00h	REG102F00	7:0	Default; 0xFF	Access: R/W
(102F00h)	SC_RIU_BANK[7:0]	7:0	Bank selection for scaler.	
01h	REG102F02	7:0	Default: 0x00	Access: R/W
(102F02h)	-	7:3	Reserved.	
	DBL_VS	2	Double buffer load by Vsyr	nc.
	DBL_M	1	Double buffer load by man	ual.
	DBC_EN	0	Double buffer enable.	
02h	REG102F04	7:0	Default: 0x00	Access: R/W
03h (102F06h)	REG102F06 - PDMD[1:0]	7:0 7:0 7:2 1:0	Reset control.  SWRST1[7]: OSCCLK domain.  SWRST1[6]: FCLK domain.  SWRST1[5]:  SWRST1[4]: IP, including I  SWRST1[3]: OP, including  SWRST1[2]: IP_F2.  SWRST1[1]: IP_F1.  SWRST1[0]: All engines.  Default: 0x00  Reserved.  Power Down mode:  01: IDCLK.	1 and F2.
04h	REG102F08	7.0	Others: IDCLK and ODCLK  Default: 0x00	
(102F08h)	- LUIUZFUO	7:0 7:2	Reserved.	Access: R/W
	VSINT_EDGE	1	OP2 VS INT Edge.  1: Tailing.  0: Leading.	
	IPVSINT_EDGE	0	IP VS INT Edge. 1: Tailing. 0: Leading.	
04h	REG102F09	7:0	Default: 0x00	Access: R/W
(102F09h)	-	7:1	Reserved.	



Index (Absolute)	Mnemonic	Bit	Description	• <u>.</u> C
	CHG_HMD	0	CHG_HMD: H Change Mod 0: Only in Leading/Tailing of 1: Every Line Gen INT Puls	of CHG Period.
05h	REG102F0A	7:0	Default: 0x08	Access: R/W
(102F0Ah)	IP_SYNC_TO_GOP_SEL	7:6	Sync signal to GOP select.  01: IP channel 1.  10: IP channel 2.	S
	GOP2IP_EN	5	GOP blending to IP enable.	
	-	4:0	Reserved.	
05h	REG102F0B	7:0	Default: 0x08	Access: R/W
(102F0Bh)	-	7:6	Reserved.	
	GOP2IP_DATA_SEL	5:4	Select GOP source for IP. 01: GOP 1. 10: GOP 2.	ally
		3:0	Reserved.	()
06h	REG102F0D	7:0	Default: 0x00	Access: R/W
(102F0Dh)		7	Enable COP for VOP2.	
	GOP2_EN	6	Enable GOP_2 for VOP2.	
	GOP1_EN	5	Enable GOP_1 for VOP2.	
		4:0	Reserved.	
0Eh	REG102F1C	7:0	Default: 0x00	Access: R/W
(102F1Ch)		7:5	Reserved.	
	TST_MUX_SEL[4:0]	4:0	Test mux selection.	
10h	REG102F20	7:0	Default: -	Access: RO
(102F20h)	IRQ_FINAL_STATUS_7_0[7:0]	7:0	Final status of interrupt in D[7]: VTT_CHG_INT_F1. D[6]: VTT_LOSE_INT_F2. D[5]: VSINT. D[4]: TUNE_FAIL_P. D[3]: N/A. D[2]: N/A. D[1]: N/A. D[0]: N/A.	SC_TOP.
10h	REG102F21	7:0	Default: -	Access: RO
(102F21h)	IRQ_FINAL_STATUS_15_8[7:0]	7:0	Final status of interrupt in D[7]: IPHCS_DET_INT_F1.	



GOP_INT Register (Bank = 102F, Sub-bank = 00)					
Index (Absolute)	Mnemonic	Bit	Description	<b>.</b> C	
			D[6]: IPHCS_DET_INT_F2. D[5]: IPVS_SB_INT_F1. D[4]: IPVS_SB_INT_F2. D[3]: JITTER_INT_F1. D[2]: JITTER_INT_F2. D[1]: VS_LOSE_INT_F1. D[0]: VS_LOSE_INT_F2.	ecilon	
11h	REG102F22	7:0	Default: -	Access: RO	
(102F22h)	IRQ_FINAL_STATUS_23_16[7:0]	7:0	Final status of interrupt in S D[7]: DVI_CK_LOSE_INT_F D[6]: DVI_CK_LOSE_INT_F D[5]: HS_LOSE_INT_F1. D[4]: HS_LOSE_INT_F2. D[3]: HTT_CHG_INT_F1. D[2]: HTT_CHG_INT_F2. D[1]: IPHCS1_DET_INT_F1 D[0]: IPHCS1_DET_INT_F2	-1. -2.	
11h	REG102F23	7:0	Default: -	Access: RO	
	IRQ_FINAL_STATUS_31_24[7:0]	7:0	Final status of interrupt in S D[7]: ATG_READY_INT_F1 D[6]: ATG_READY_INT_F2 D[5]: ATP_READY_INT_F1 D[4]: ATP_READY_INT_F2 D[3]: ATS_READY_INT_F1 D[2]: ATS_READY_INT_F2 D[1]: CSOG_INT_F1. D[0]: CSOG_INT_F2.		
12h	REG102F24	7:0	Default: 0x00	Access: R/W	
(102F24h)	IRQ_CLEAR_7_0[7:0]	7:0	Clear interrupt for: D[7]: VTT_CHG_INT_F1. D[6]: VTT_LOSE_INT_F2. D[5]: VSINT. D[4]: TUNE_FAIL_P. D[3]: N/A. D[2]: N/A. D[1]: N/A. D[0]: N/A.		
12h	REG102F25	7:0	Default: 0x00	Access: R/W	



	Register (Bank = 102F,		I	
Index (Absolute)	Mnemonic	Bit	Description	•.C
(102F25h)	IRQ_CLEAR_15_8[7:0]	7:0	Clear interrupt for: D[7]: IPHCS_DET_INT_F1 D[6]: IPHCS_DET_INT_F2 D[5]: IPVS_SB_INT_F1. D[4]: IPVS_SB_INT_F2. D[3]: JITTER_INT_F1. D[2]: JITTER_INT_F2. D[1]: VS_LOSE_INT_F1. D[0]: VS_LOSE_INT_F2.	
13h	REG102F26	7:0	Default: 0x00	Access: R/W
(102F26h)  13h (102F27h)	REG102F27 IRO_CLEAR_31_24[7:0]	7:0 7:0	Clear interrupt for: D[7]: DVI_CK_LOSE_INT_ D[6]: DVI_CK_LOSE_INT_ D[5]: HS_LOSE_INT_F1. D[4]: HS_LOSE_INT_F2. D[3]: HTT_CHG_INT_F1. D[2]: HTT_CHG_INT_F2. D[1]: IPHCS1_DET_INT_F2. D[0]: IPHCS1_DET_INT_F2. Default: 0x00  Clear interrupt for: D[7]: ATG_READY_INT_F1 D[6]: ATG_READY_INT_F2 D[5]: ATP_READY_INT_F2	Access: R/W
(3)		S	D[3]: ATS_READY_INT_F1 D[2]: ATS_READY_INT_F2 D[1]: CSOG_INT_F1.	
14h	RFG102F28	7:0	D[0]: CSOG_INT_F2.  Default: 0xFF	Access: R/W
14h (102F28h)	REG102F28 IRQ_MASK_7_0[7:0]	7:0 7:0	Default: Oxff  Mask IRQ. D[7]: VTT_CHG_INT_F1. D[6]: VTT_LOSE_INT_F2. D[5]: VSINT. D[4]: TUNE_FAIL_P. D[3]: N/A. D[2]: N/A. D[1]: N/A.	Access: R/W



GOP_INT	Register (Bank = 102F, S	Sub-b	ank = 00)	
Index (Absolute)	Mnemonic	Bit	Description	٠,٥
14h	REG102F29	7:0	Default: 0xFF	Access: R/W
(102F29h)	IRQ_MASK_15_8[7:0]	7:0	Mask IRQ. D[7]: IPHCS_DET_INT_F1. D[6]: IPHCS_DET_INT_F2. D[5]: IPVS_SB_INT_F1. D[4]: IPVS_SB_INT_F2. D[3]: JITTER_INT_F1. D[2]: JITTER_INT_F2. D[1]: VS_LOSE_INT_F1. D[0]: VS_LOSE_INT_F1.	
15h	REG102F2A	7:0	Default: 0xFF	Access: R/W
(102F2Ah)	IRQ_MASK_23_15[7:0]	7:0	Mask IRQ. D[7]: DVI_CK_LOSE_INT_I D[6]: DVI_CK_LOSE_INT_I D[5]: HS_LOSE_INT_F1. D[4]: HS_LOSE_INT_F2. D[3]: HTT_CHG_INT_F1. D[2]: HTT_CHG_INT_F2. D[1]: IPHCS1_DET_INT_F2. D[0]: IPHCS1_DET_INT_F2.	F2.
15h	REG102F2B	7:0	Default: 0xFF	Access: R/W
(102F2Bh)	IRQ_MASK_31_24[7:0]	7:0	Mask IRO. D[7]: ATG_READY_INT_F1 D[6]: ATG_READY_INT_F2 D[5]: ATP_READY_INT_F1 D[4]: ATP_READY_INT_F2 D[3]: ATS_READY_INT_F1 D[2]: ATS_READY_INT_F2 D[1]: CSOG_INT_F1. D[0]: CSOG_INT_F2.	· ·
16h	REG102F2C	7:0	Default: 0x00	Access: R/W
(102F2Ch)	IRQ_FORCE_7_0[7:0]	7:0	Force a fake interrupt. D[7]: VTT_CHG_INT_F1. D[6]: VTT_LOSE_INT_F2. D[5]: VSINT. D[4]: TUNE_FAIL_P. D[3]: N/A. D[2]: N/A. D[1]: N/A.	



GOP_INT	Register (Bank = 102F, S	Sub-b	ank = 00)	
Index (Absolute)	Mnemonic	Bit	Description	·.C
			D[0]: N/A.	
16h	REG102F2D	7:0	Default: 0x00	Access: R/W
(102F2Dh)	IRQ_FORCE_15_8[7:0]	7:0	Force a fake interrupt. D[7]: IPHCS_DET_INT_F1. D[6]: IPHCS_DET_INT_F2. D[5]: IPVS_SB_INT_F1. D[4]: IPVS_SB_INT_F2. D[3]: JITTER_INT_F1. D[2]: JITTER_INT_F2. D[1]: VS_LOSE_INT_F1. D[0]: VS_LOSE_INT_F2.	SCILL
17h	REG102F2E	7:0	Default: 0x00	Access: R/W
(102F2Eh)	IRQ_FORCE_23_16[7:0]	7:0	Force a fake interrupt.  D[7]: DVI_CK_LOSE_INT_F D[6]: DVI_CK_LOSE_INT_F D[5]: HS_LOSE_INT_F1.  D[4]: HS_LOSE_INT_F2.  D[3]: HTT_CHG_INT_F1.  D[2]: HTT_CHG_INT_F2.  D[1]: IPHCS1_DET_INT_F1 D[0]: IPHCS1_DET_INT_F2	
17h	REG102F2F	7:0	Default: 0x00	Access: R/W
(102F2Fh)	IRQ_FORCE_31_24[7:0]	7:0	Force a fake interrupt. D[7]: ATG_READY_INT_F1 D[6]: ATG_READY_INT_F2 D[5]: ATP_READY_INT_F1. D[4]: ATP_READY_INT_F2. D[3]: ATS_READY_INT_F1. D[1]: CSOG_INT_F1. D[0]: CSOG_INT_F2.	· · ·
18h	REG102F30	7:0	Default: -	Access: RO
(102F30h)	IRQ_RAW_STATUS_7_0[7:0]	7:0	Raw status of interrupt sound[7]: VTT_CHG_INT_F1. D[6]: VTT_LOSE_INT_F2. D[5]: VSINT. D[4]: TUNE_FAIL_P. D[3]: N/A.	rce.



	Register (Bank = 102F, S	JUD-D	*	
Index (Absolute)	Mnemonic	Bit	Description	•.C
			D[2]: N/A. D[1]: N/A. D[0]: N/A.	· · · Onl
18h	REG102F31	7:0	Default: -	Access: RO
(102F31h)	IRQ_RAW_STATUS_15_8[7:0]	7:0	Raw status of interrupt sound[7]: IPHCS_DET_INT_F1. D[6]: IPHCS_DET_INT_F2. D[5]: IPVS_SB_INT_F1. D[4]: IPVS_SB_INT_F2. D[3]: JITTER_INT_F1. D[2]: JITTER_INT_F2. D[1]: VS_LOSE_INT_F1. D[0]: VS_LOSE_INT_F2.	
19h	REG102F32	7:0	Default: -	Access: RO
(102F32h)	IRQ_RAW_STATUS_23_16[7:0]	7:0	Raw status of interrupt sound[7]: DVI_CK_LOSE_INT_ID[6]: DVI_CK_LOSE_INT_F1. D[5]: HS_LOSE_INT_F1. D[4]: HS_LOSE_INT_F2. D[3]: HTT_CHG_INT_F1. D[2]: HTT_CHG_INT_F2. D[1]: IPHCS1_DET_INT_F2. D[0]: IPHCS1_DET_INT_F2.	F1. F2.
19h	REG102F33	7:0	Default: -	Access: RO
(102F33h)	IRO_RAW_STATUS_31_24[7:0]	7:0	Raw status of interrupt sound[7]: ATG_READY_INT_F1 D[6]: ATG_READY_INT_F2 D[5]: ATP_READY_INT_F1 D[4]: ATP_READY_INT_F2 D[3]: ATS_READY_INT_F1 D[2]: ATS_READY_INT_F2 D[1]: CSOG_INT_F1. D[0]: CSOG_INT_F2.	
20h	REG102F40	7:0	Default: -	Access: RO
(102F40h)	BIST_FAIL_0[7:0]	7:0	BIST fail status for LBI.	
20h	REG102F41	7:0	Default: -	Access: RO
(102F41h)	-	7:3	Reserved.	
	BIST_FAIL_0[10:8]	2:0	See description of '102F40l	h'



GOP_INT	Register (Bank = 102F, S	Sub-b	ank = 00)	
Index (Absolute)	Mnemonic	Bit	Description	<b>\C</b>
21h	REG102F42	7:0	Default: -	Access: RO
(102F42h)	-	7	Reserved.	
	BIST_FAIL_1[6:0]	6:0	BIST fail status for OP1.	
22h	REG102F44	7:0	Default: -	Access: RO
(102F44h)	BIST_FAIL_2[7:0]	7:0	BIST fail status for VOP, VI	P
22h	REG102F45	7:0	Default: -	Access: RO
(102F45h)	-	7:5	Reserved.	
	BIST_FAIL_2[12:8]	4:0	See description of '102F44h'.	
23h	REG102F46	7:0	Default: -	Access: RO
(102F46h)	BIST_FAIL_3[7:0]	7:0	BIST fail status for SCF.	
23h	REG102F47	7:0	Default: -	Access: RO
(102F47h)		7:1	Reserved.	
	BIST_FAIL_3[8]	0	See description of '102F46	יי
24h	REG102F48	7:0	Default: -	Access: RO
(102F48h)	BIST_FAIL_4[7:0]	7:0	BIST fail status for OD.	
24h	REG102F49	7:0	Default: -	Access: RO
(102F49h)	13 VO	7:6	Reserved.	
	BIST_FAIL_4[13:8]	5:0	See description of '102F48	n'.
33h	REG102F66	7:0	Default: 0xE1	Access: R/W
(102F66h)	WDT_VSEL[3:0]	7:4	Vsync lose watch dog time	r flag select.
	WDT_HSEL[3:0]	3:0	Hsync lose watch dog time	r flag select.
33h	REG102F67	7:0	Default: 0x00	Access: R/W
(102F67h)	<b>)</b>	7:1	Reserved.	
	WDT_EN	0	H/V sync lose watch dog ti	mer count enable.

# IP1\_M Register (Bank = 102F, Sub-bank = 01)

IP1_M Reg	IP1_M Register (Bank = 102F, Sub-bank = 01)					
Index (Absolute)						
02h	REG102F04	7:0	Default: -	Access: RO		
(102F04h)	NO_SIGNAL	7	Input source enable. 0: Enable. 1: Disable; output is free-run.			



IP1_M Reg	gister (Bank = 102F, Sub	-bank	= 01)
Index (Absolute)	Mnemonic	Bit	Description
	AUTO_DETSRC[1:0]	6:5	Input Sync Type.  00: Auto detect.  01: Input is separated HSYNC and VSYNC.  10: Input is Composite sync.  11: Input is sync-on-green (SOG).
	COMP_SRC	4	CSYNC/SOG select (only useful when STYPE = 00). 0: CSYNC. 1: SOG.
	CSC_EN	3	Input CSC function.  0: Disable (RGB -> RGB, default).  1: Enable (RGB -> YCbCr).
	SOURCE_SELECT[2:0]	2:0	Input Source Select.  000: Analog 1.  001: Analog 2.  010: Analog 3.  011: DVI.  100: Video.  101: Reserved.
02h	REG102F05	7:0	Default: - Access: RO
(102F05h)	FVDO_DIVSEL	7:0	Force Input Clock Divide Function.  0: Disable (Auto selected by h/W, used when input is video, default).  1: Enable (using 0Dh[3:0] as divider).  Reserved.
CI	VDEXT_SYNMD	3	External VD Using Sync.  0: Sync is generated from data internally.  1: Sync from external source.
	YCBCR_EN	2	Input Source is YPbPr Format.
	VIDEO_SELECT[1:0]	1:0	Video Port Select.  00: External 8/10 bit video port.  01: Internal video decoder mode A.  10: External 16/20 bit video port.  11: Internal video decoder mode B.
03h	REG102F06	7:0	Default: - Access: RO
(102F06h)	DIRECT_DE	7	Digital Input Horizontal Sample Range.  0: Use DE as sample range, only V position can be adjusted.



IP1_M Re	egister (Bank = 102F, Sub	-bank :	= 01)	
Index (Absolute)	Mnemonic	Bit	Description	·.C
			1: Use SPRHST and SPRH H and V positions can be	DC as sample range, both adjusted.
	DE_ONLY_ORI	6	DE Only. HSYNC and VSYNC are ign 0: Disable. 1: Enable.	nored.
	VS_DLYMD	5	Input VSYNC Delay select 0: Delay 1/4 input HSYNC 1: No delay.	
	HS_REFEG	4	Input HSYNC reference ed 0: From HSYNC leading ed 1: From HSYNC tailing ed	dge.
	VS_REFEG	3	0: From VSYNC leading edge. 1: From VSYNC tailing edge.	
	EXTEND_EARLY_LN	2		
	VWRAP	S		
	HARDWARERAP	0	Input image Horizontal wi 0: Disable. 1: Enable.	rap.
03h	REG102F07	7:0	Default: -	Access: RO
(102F07h)	FRCV	7	Source Sync Enable.  1: Display will adaptively follow the Source if Disselects this source.  0: Display Free Run if Display selects this source.	
) *	AUTO_UNLOCK	6	Auto Lost Sync Detect Ena When mode is changed, t window will be stopped un set to 1 again. This is the backup solution	he Sync Process for this ntil Source Sync Enable is
	-	5:4	Reserved.	
	DATA10BIT	3	Set 10 bit input mode.	
	DATA8_ROUND	2	Use rounding for 8 bit inp	ut mode.



Index	Mnemonic	Bit	Description	
(Absolute)	WITETHOTHC	DIL	Description	<u></u> C
	VD16_C_AHEAD	1	Video 16 bit mode fine	tune Y/C order.
	-	0	Reserved.	
04h	REG102F08	7:0	Default: -	Access: RO
(102F08h)	SPRANGE_VST[7:0]	7:0	Image vertical sample :	start point, count by input
04h	REG102F09	7:0	Default: -	Access: RO
(102F09h)	-	7:3	Reserved.	
	SPRANGE_VST[10:8]	2:0	See description of '102	F08h'.
05h	REG102F0A	7:0	Default: -	Access: RO
(102F0Ah)	SPRANGE_HST[7:0]	7:0	Image horizontal samp HSYNC.	le start point, count by input
05h	REG102F0B	7:0	Default: -	Access: RO
(102F0Bh)	-	7:3	Reserved.	
	SPRANGE_HST[10:8]	2:0	See description of '102	FOAh'.
06h	REG102F0C	7:0	Default: -	Access: RO
(102F0Ch)	SPRANGE_VDC[7:0]	7:0	Image vertical resolution area count by line).	n (vertical display enable
06h	REG102F0D	7:0	Default: -	Access: RO
(102F0Dh)		7:5	Reserved.	
	SPRANGE_VDC[12:8]	4:0	See description of '102	FOCh'.
07h	REG102F0E	7:0	Default: -	Access: RO
(102F0Eh)	SPRANGE_HDC[7:0]	7:0	Image horizontal resolu	ution (vertical display enable
	U	XO.	area count by line).	
07h	REG102F0F	7:0	Default: -	Access: RO
(102F0Fh)	-	7:5	Reserved.	
	SPRANGE_HDC[12:8]	4:0	See description of '102	F0Eh'.
08h	REG102F10	7:0	Default: -	Access: RO
(102F10h)	FOSVDCNT_MD	7	Force Ext VD count adjustment Mode.  0: Disable.  1: Enable.	
	VDCNT[1:0]	6:5	VD count for adjusting Hsync to first pixel UV 00: Normal. 01: 1. 10: 2.	order of UV, counted from order.



IP1_M Re	gister (Bank = 102F	, Sub-bank	= 01)
Index (Absolute)	Mnemonic	Bit	Description
			11: 3.
	VD_NOMASK	4	EAV/SAV Mask for Video. 0: Mask. 1: No mask.
	IHSU	3	Input Hsync Usage. When ISEL = 000 or 001 or 010 (ADC): 0: Use Hsync to perform mode detection, HSOUT from ADC to sample pixel.
			1: Use Hsync only.  When ISEL = 011 (DVI):  0: Normal.  1: Enable DE Ahead/Delay adjust.  When ISEL = 100 (VD):  0: Normal.  1: Output Black at blanking.
	INTLAC_LOCKAVG	2	Field time average (Interlace Lock Position Average)
,	VDO_YC_SWAP	<b>5</b>	Y/C Swap (only useful for 16/20-bit video inputs). 0: Normal. 1: Y/C swap.
	VDO_ML_SWAP	C	MSB/LSB Swap. 0: Normal. 1: MSB/LSB swap.
08h	REG102F11	7:0	Default: - Access: RO
(102F11h)	VDCLK_INV	7	External VD Port 0 Clock Inverse.
	0	6	Reserved.
(C)	YPBPR_HS_SEPMD	5	YPbPr HSYNC Select Mode to Mode Detector.  0: Use Separate Hs for Coast Period.  1: Use PLL Hsout for Coast Period.
	-	4	Reserved.
	VDCLK_DLY[3:0]	3:0	External VD Port 0 Clock delay.
09h	REG102F12	7:0	Default: - Access: RO
(102F12h)	CSC_DITHEN	7	CSC Dithering Enable when 02h[3]=1.
	INTLAC_DET_EDGE	6	Interlace detect Reference Edge. 0: Leading edge. 1: Tailing edge.
	FILED_ABSMD	5	Interlace detect using Middle Point Method (03h[5]=0 is preferred).



Index	Mnemonic	Bit	Description	
(Absolute)				10
	INTLAC_AUTO	4	Interlace/Progressive Ma 0: Auto Switch VST(04), 1: Disable Auto Switch V	VDC (06).
	Y_LOCK[3:0]	3:0	Early Sample Line for Capture Port Frame information Switch. 0000: 8 Line Ahead from SPRANGE_VST. 0001: 1 Line Ahead from SPRANGE_VST. 0010: 2 Line Ahead from SPRANGE_VST. 0011: 3 Line Ahead from SPRANGE_VST	
			1111: 15 Line Ahead from	
09h (102F13h)	REG102F13	7:0	Default: -	Access: RO
,	DUMMY09_8_15[7:0]	7:0		
0Ah (102F15h)	REG102F15	7:0	Default: -	Access: RO
	DUMMY0A_8_15[7:0]	7:0	- 4	
0Bh (102F16h)	REG102F16	7:0	Default: -	Access: RO
	DUMMY0B_0_14[7:0]	7:0		
0Bh (102F17h)	REG102F17	7:0	Default: -	Access: RO
(1021 1711)			Reserved.	471
0.01	DUMMY0B_0_14[14:8]	6:0	See description of '102F'	
0Ch (102F18h)	REG102F18	7:0	Default: -	Access: RO
(1021 1011)	HDMI_444_REP	7	HDMI 444 format repetit	ion.
	- DUMMAYOC 2 552.01	6	Reserved.	
	DUMMYOC_2_5[3:0]	5:2	A. de Filed Codtel Medel	Filed Inventor
	AUTO_INTLAC_INV	0	Auto Filed Switch Mode I	for Vtt = 2N+1 and 4N+1.
0Ch	AUTO_INTLAC_MD			
(102F19h)	REG102F19 CS_DET_CNT[7:0]	7:0 7:0	Default: - Composite Sync Separate	Access: RO
(1111)	CS_DET_CNT[7.0]	7.0	0: HARDWARE Auto Dec 1: SW Program.	
0Dh	REG102F1A	7:0	Default: -	Access: RO
(102F1Ah)	OVERSAP_EN	7	1x after FIR.  0: No down, 5-tap suppo	e, for FIR Double rate 2x -> orted. tap depending on OD[3:0].



Index (Absolute)	Mnemonic	Bit	Description	
	OVERSAP_PHS[2:0]	6:4	FIR Down Sample Divider Phase.	
	OVERSAP_CNT[3:0]	3:0	FIR Down Sample Divider, for FIR Double rate 2x -2 1x after FIR.  0: No down, 5-tap.  1: 2 to 1 down, 11-tap.  Others: Reserved.  For ExtVD = BT.656, setting this register to 0 and OVERSAP_EN to 1 will do 2X oversampling.	
0Dh	REG102F1B	7:0	Default: - Access: RO	
(102F1Bh)	DUMMYOD_8_15[7:0]	7:0		
0Eh	REG102F1C	7:0	Default: 0x00 Access: RO, R/W	
(102F1Ch)	ATG_HIR	7	Max value flag for R channel (Read Only).  0: Normal.  1: Max value (255) when ATG_DATA_MD = 0.  Output over max value (255) when ATG_DATA_MD = 1.	
	ATG_HIG	6 C	Max value flag for G channel (Read Only).  0: Normal.  1: Max value (255) when ATG_DATA_MD = 0.  Output over max value (255) when ATG_DATA_MD = 1.	
	ATG_HIB	5	Max value flag for B channel (Read Only).  0: Normal.  1: Max value (255) when ATG_DATA_MD = 0.  Output over max value (255) when ATG_DATA_ = 1.	
	ATG_CALMD	4	ADC Calibration Enable. 0: Disable. 1: Reserved.	
0: Output has		Auto Gain Result selection.  0: Output has max/min value.  1: Output is overflow/underflow.		
	ATG_HISMD	2	Auto Gain Mode.  0: Normal mode (result will be cleared every frame)  1: History mode (result remains not cleared until  ATG_EN = 0).	
	ATG_READY	1	Auto Gain Result Ready.  0: Result not ready.	



Index (Absolute)	Mnemonic	Bit	Description	
			1: Result ready.	
	ATG_EN	0	Auto Gain Function Enable.  0: Disable.  1: Enable.	
0Eh	REG102F1D	7:0	Default: 0x00 Access: RO, R/W	
(102F1Dh)	-	7	Reserved.	
	AV_DET	6	AV Detect for Cb Cr.  0: CbCr Range is defined by 03[2] YCBCR_EN.  1: Cb Cr Min is defined in 89 ATP_GTH,  Cb Cr Max is defined in 8A ATP_TH.	
	-	5:3	Reserved.	
	ATG_UPR	2	Min value flag for R channel.  0: Normal.  1: Min value present when ATG_CALMD = 0, ATG_DATA_MD = 0.	
	<b>7</b> 0)		Calibration result (needs to decrease offset) when ACE = 1.	
	ATG_UPG	5	Min value flag for G channel.  0: Normal.  1: Min value present when ATG_CALMD = 0, ATG_DATA_MD = 0.  Calibration result (needs to decrease offset) when ACE = 1.	
COL	ATG_UPB	O.	Min value flag for B channel.  0: Normal.  1: Min value present when ATG_CALMD = 0,  ATG_DATA_MD = 0.  Calibration result (needs to decrease offset) when  ACE = 1.	
0Fh	REG102F1E	7:0	Default: - Access: RO	
(102F1Eh)	AUTO_COAST  7 Auto Coast enable when mode is chang 0: Disable. 1: Enable.			
	OP2_COAST	6	Coast Status (Read only).  0: Coast is inactive.  1: Coast is active (free run).	
	ATPSEL[1:0]	5:4	Auto Phase Value Select (read from registers 0x8C~0x8F).	



Index (Absolute)	Mnemonic	Bit	Description	•.C
			00: R/G/B total value. 01: Only R value. 10: Only G value. 11: Only B value.	*KOU
	PIP_SW_DOUBLE	3	Double Sample for.  1. VD.  2. Ext VD 656 Format.  3. Ext 444 Format.  The purpose is to provide 2 Sample, and to give 11-tal	2X Pixel Rate for FIR Down p filter.
	ATGSEL[2:0]	2:0	Select Auto Gain Report for 000: Minimum R value. 001: Minimum G value. 010: Minimum G value. 011: Maximum R value. 100: Maximum G value.	or Reg 7D.
051		7.0	101: Maximum B value. 11x: Reserved.	
0Fh (102F1Fh)	REG102F1F DUMMY0F_8_15[7:0]	7:0 7:0	Default: -	Access: RO
10h	REG102F20	7:0	Default: 0x00	Access: RO, R/W
(102F20h)	JIT_R	7	Jitter function Left / Right 0: Left result. 1: Right result.	result for 86h and 87h.
COL	JIT_SWCLR_SB	<b>C6</b>	Jitter Software clear.  0: Not clear.  1: Clear.	
	- JITTER_HISMD	4	Reserved.  Jitter function Mode.  0: Update every frame.  1: Keep the history value.	
	JITTER	3	Jitter function Result.  0: No jitter.  1: Jitter present.	
	ATS_HISMD	2	Auto position function Mod 0: Update every frame. 1: Keep the history value.	de.



Index (Absolute)	Mnemonic	Bit	Description	• <u>.</u> C
			0: Result ready. 1: Result not ready.	
	ATS_EN	0	Auto position function En 0: Disable. 1: Enable. Disable-to-enable needs least 2 frames apart for	to have an interim of at
10h	REG102F21	7:0	Default: -	Access: RO
(102F21h)	THOLD[3:0]	7:4	Auto position Valid Data Value.  0000: Valid if data >= 0000 0000.  0001: Valid if data >= 0001 0000.  0010: Valid if data >= 0010 0000.   1111: Valid if data >= 1111 0000.	
		3:1	Reserved:	
	ATS_PIXMD	0	Auto Position Force Pixel  0: DE or Pixel decided by  1: Force Pixel Mode.	
11h	REG102F22	7:0	Default: -	Access: RO
(102F22h)	ATGSEL_VALUE[7:0]	7:0	Auto Gain Value (selected by register 0Fh	n[2:0]).
11h	REG102F23	7:0	Default: -	Access: RO
(102F23h)	. (3)	7:2	Reserved.	•
	ATGSEL_VALUE[9:8]	1:0	See description of '102F.	22h'.
12h	REG102F24	7:0	Default: -	Access: RO
(102F24h)	ATS_VSTDBUF[7:0]	7:0	Auto position detected re	esult Vertical Starting point.
12h	REG102F25	7:0	Default: -	Access: RO
(102F25h)	-	7:5	Reserved.	
	ATS_VSTDBUF[12:8]	4:0	See description of '102F24h'.	
13h	REG102F26	7:0	Default: -	Access: RO
(102F26h)	ATS_HSTDBUF[7:0]	7:0	Auto position detected repoint.	
13h	REG102F27	7:0	Default: -	Access: RO
(102F27h)	-	7:5	Reserved.	•
		4:0	See description of '102F2	



Index (Absolute)	Mnemonic	Bit	Description	٠.٥	
14h	REG102F28	7:0	Default: -	Access: RO	
(102F28h)	ATS_VEDDBUF[7:0]	7:0	Auto position dete	ected result Vertical End point.	
14h	REG102F29	7:0	Default: -	Access: RO	
(102F29h)	-	7:5	Reserved.		
	ATS_VEDDBUF[12:8]	4:0	See description of	'102F28h'.	
15h	REG102F2A	7:0	Default: -	Access: RO	
(102F2Ah)	ATS_HEDDBUF[7:0]	7:0	Auto position dete	cted result Horizontal End point.	
15h	REG102F2B	7:0	Default: -	Access: RO	
(102F2Bh)	-	7:5	Reserved.		
	ATS_HEDDBUF[12:8]	4:0	See description of	'102F2Ah'.	
16h	REG102F2C	7:0	Default: -	Access: RO	
(102F2Ch)	REG_JLST[7:0]	7:0	Jitter function det	ected Left/Right Most point state	
			(previous frame) o	epending on REG_10H[7] (defai	
		6)	= 7ffh).		
16h	REG102F2D	7:0	Default: -	Access: RO	
(102F2Dh)	- X'0'	7:5	Reserved.		
	REG_JLST[12:8]	4:0	See description of	'102F2Ch'.	
17h	REG102F2E	7:0	Default: -	Access: RO	
(102F2Eh)	-	7:3	Reserved.		
	PIX_TH[2:0]	2:0	Auto Noise Level.		
			111: Noise level =		
17h	REG102F2F	7:0	Default: -	Access: RO	
(102F2Fh)	DUMMY17_8_15[7:0]	7:0			
18h	REG102F30	7:0	Default: -	Access: RO	
(102F30h)	ATP_GTH[7:0]	7:0		scale Threshold for ATP[23:16]	
	DE0400504		when ATPN[31:24		
18h (102F31h)	REG102F31	7:0	Default: -	Access: RO	
	ATP_TH[7:0]	7:0		hreshold for ATP[31:24] .	
19h (102F32h)	REG102F32	7:0	Default: 0x00	Access: RO, R/W	
(10253211)	-	7	Reserved.		
	ATP_GRY	6		scale detect (Read Only).	
	LATD TVT	5	Auto Phase Text detect (Read Only).		
	ATP_TXT	5	Auto Fliase Text o	letect (Read Offly).	



Index	IP1_M Reg	ister (Bank = 102F, Sub-	-bank =	= 01)	
010: Mask 2 bits.   011: Mask 3 bits.   100: Mask 4 bits.   101: Mask 5 bits.   110: Mask 6 bits.   110: Mask 6 bits.   111: Mask 7 bits.   111:		Mnemonic	Bit	Description	·.C
011: Mask 3 bits.   100: Mask 4 bits.   101: Mask 5 bits.   110: Mask 6 bits.   110: Mask 6 bits.   111: Mask 7 bits.   111: Mask 7 bits.   112: Mask 7 bits.   113: Mask 7 bits.   113: Mask 7 bits.   114: Mask 7 bits.   114: Mask 7 bits.   115: Mask 7 bits.   116: Mask 6 bits.   116: Mask 7 bits.   117: Mask 7 bits.   118:					
101: Mask 5 bits.   110: Mask 6 bits.   111: Mask 7 bits.   111:				011: Mask 3 bits.	1.4O
110; Mask 6 bits.   111; Mask 7 bits.					
111: Mask 7 bits.					70,
ATP_READY  1 Auto Phase Result ready. 0: Result not ready. 1: Result ready. 1: Result ready.  ATP_EN  0 Auto Phase function Enable. 0: Disable. 1: Enable.  19h (102F33h) DUMMY19_8_15[7:0]  7:0  1Ah REG102F34  7:0 Default: - Access: RO (102F34h) ATPV[7:0]  7:0 Auto Phase Value.  1Ah REG102F35  7:0 Default: - Access: RO (102F35h) ATPV[15:8]  7:0 See description of '102F34h'.  1Bh REG102F36  7:0 See description of '102F34h'.  1Bh REG102F37  7:0 See description of '102F34h'.  1Bh REG102F37  7:0 Default: - Access: RO					
O' Result not ready.   1: Result ready.   1: Resu		ATP READY	1 _		
ATP_EN  O Auto Phase function Enable. 0: Disable. 1: Enable.  19h (102F33h) DUMMY19_8_15[7:0]  1Ah (102F34h) ATPV[7:0]  1Ah (102F35h) ATPV[15:8]  REG102F36 (102F36h) ATPV[23:16]  REG102F37  O Auto Phase Value.  Access: RO ATPV[23:16]  7:0 Default: - Access: RO ATPV[23:16]  7:0 See description of '102F34h'.  Bh REG102F37  7:0 Default: - Access: RO Access: RO ATPV[23:16]  7:0 Default: - Access: RO Access: RO Access: RO Access: RO Access: RO Access: RO ATPV[23:16]  7:0 Default: - Access: RO			10		
0: Disable: 1: Enable.  19h (102F33h) DUMMY19_8_15[7:0] 7:0 Default: - Access: RO (102F34h) ATPV[7:0] ATPV[7:0] ATPV[15:8] ACCESS: RO (102F35h) ATPV[15:8] ATPV[15:8] ACCESS: RO (102F36h) ATPV[23:16] ATPV[23:16] ATPV[23:16] ATPV[23:16] ATPV[23:16] ATPV[23:16] ATPV[23:16] ACCESS: RO ATPV[23:16] ATPV[23:16] ACCESS: RO ATPV[23:16] ACCESS: RO A				1: Result ready.	
19h       REG102F33       7:0       Default: -       Access: RO         (102F33h)       DUMMY19_8_15[7:0]       7:0       Default: -       Access: RO         1Ah       REG102F34       7:0       Default: -       Access: RO         (102F34h)       ATPV[7:0]       7:0       Auto Phase Value.         1Ah       REG102F35       7:0       Default: -       Access: RO         (102F35h)       ATPV[15:8]       7:0       See description of '102F34h'.         1Bh       REG102F36       7:0       Default: -       Access: RO         (102F36h)       ATPV[23:16]       7:0       Default: -       Access: RO         (102F37)       7:0       Default: -       Access: RO		ATP_EN	0		le.
19h       REG102F33       7:0       Default: -       Access: RO         102F33h)       DUMMY19_8_15[7:0]       7:0       Default: -       Access: RO         1Ah       REG102F34       7:0       Default: -       Access: RO         1Ah       REG102F35       7:0       Default: -       Access: RO         (102F35h)       ATPV[15:8]       7:0       See description of '102F34h'.         1Bh       REG102F36       7:0       Default: -       Access: RO         (102F36h)       ATPV[23:16]       7:0       See description of '102F34h'.         1Bh       REG102F37       7:0       Default: -       Access: RO					
(102F33h)       DUMMY19_8_15[7:0]       7:0         1Ah       REG102F34       7:0       Default: -       Access: RO         (102F34h)       ATPV[7:0]       7:0       Auto Phase Value.         1Ah       REG102F35       7:0       Default: -       Access: RO         (102F35h)       ATPV[15:8]       7:0       See description of '102F34h'.         1Bh       REG102F36       7:0       Default: -       Access: RO         (102F36h)       ATPV[23:16]       7:0       See description of '102F34h'.         1Bh       REG102F37       7:0       Default: -       Access: RO					
1Ah       REG102F34       7:0       Default: -       Access: RO         (102F34h)       ATPV[7:0]       7:0       Auto Phase Value.         1Ah       REG102F35       7:0       Default: -       Access: RO         (102F35h)       ATPV[15:8]       7:0       See description of '102F34h'.         1Bh       REG102F36       7:0       Default: -       Access: RO         (102F36h)       ATPV[23:16]       7:0       See description of '102F34h'.         1Bh       REG102F37       7:0       Default: -       Access: RO				Default: -	Access: RO
(102F34h)       ATPV[7:0]       7:0       Auto Phase Value.         1Ah       REG102F35       7:0       Default: -       Access: RO         (102F35h)       ATPV[15:8]       7:0       See description of '102F34h'.         1Bh       REG102F36       7:0       Default: -       Access: RO         (102F36h)       ATPV[23:16]       7:0       See description of '102F34h'.         1Bh       REG102F37       7:0       Default: -       Access: RO	· · · · · · · · · · · · · · · · · · ·			- 4	
1Ah       REG102F35       7:0       Default: -       Access: RO         (102F35h)       ATPV[15:8]       7:0       See description of '102F34h'.         1Bh       REG102F36       7:0       Default: -       Access: RO         (102F36h)       ATPV[23:16]       7:0       See description of '102F34h'.         1Bh       REG102F37       7:0       Default: -       Access: RO					Access: RO
(102F35h)         ATPV[15:8]         7:0         See description of '102F34h'.           1Bh         REG102F36         7:0         Default: -         Access: RO           (102F36h)         ATPV[23:16]         7:0         See description of '102F34h'.           1Bh         REG102F37         7:0         Default: -         Access: RO		<del>10</del>			
1Bh       REG102F36       7:0       Default: -       Access: RO         (102F36h)       ATPV[23:16]       7:0       See description of '102F34h'.         1Bh       REG102F37       7:0       Default: -       Access: RO				•	I
(102F36h)         ATPV[23:16]         7:0         See description of '102F34h'.           1Bh         REG102F37         7:0         Default: -         Access: RO					
1Bh REG102F37 7:0 Default: - Access: RO					L
(4005071)					
(102F37h) ATPV[31:24] 7:0 See description of '102F34h'.					
	•				
1Ch REG102F38 7:0 Default: 0x20 Access: RO, R/W		X	7:0		
(102F38h) DELAYLN_NUM[3:0] 7:4 Delay Line After Sample V Start for Input Trigge Point.	(102F38h)	DELAYLN_NUM[3:0]	7:4		/ Start for Input Trigger
LB_TUNE_READY 3 Input VSYNC Blanking Status.		LB_TUNE_READY	3		atus.
0: In display. 1: In blanking.					
- 2 Reserved.		-	2		
UNDERRUN 1 Under run status for FIFO.		UNDERRUN			).
OVERRUN 0 Over run status for FIFO.					•
1Ch REG102F39 7:0 Default: - Access: RO	 1Ch				Access: RO
(102F39h) _ 7:2 Reserved.		-			1
DELAYLN_NUM[5:4] 1:0 See description of '102F38h'.		DELAYLN_NUM[5:4]			8h'.



IP1_M Reg	gister (Bank = 102F, Sub	-bank	= 01)	
Index (Absolute)	Mnemonic	Bit	Description	
1Dh	REG102F3A	7:0	Default: 0x05 Access: RO, R/W	
(102F3Ah)	VS2HS_2SMALL	7	Vs to Hs timing too small.	
	DE_LOCKH_MD	6	DE Lock H Position Mode.	
	HSTOL[5:0]	5:0	HSYNC Tolerance for Mode Change. 5: Default value.	
1Dh	REG102F3B	7:0	Default: - Access: RO	
(102F3Bh)	VDO_VEDGE	7	Interlace mode VSYNC reference edge.	
	RAW_VSMD	6	Bypass mode Raw VSYNC output from SYNC Separator.	
	HTT_FILTERMD	5	<ul><li>Auto No signal Filter mode.</li><li>0: Disable.</li><li>1: Enable (update Htt after 4 sequential lines over tolerance).</li></ul>	
AUTO_NO_SIGNAL		4	Auto No signal Enable.  This will auto set Current Bank 02[7] = 1 if mode changed.	
	VS_TOL[3:0]	3:0	VSYNC Tolerance for Mode Change.  1: Default value.	
1Eh	REG102F3C	7:0	Default: - Access: RO	
(102F3Ch)	-	7:5	Reserved.	
	IPHCS_ACT	4	Analog HSYNC Pin Active.	
	IPHS_SB_S	3	Input normalized HSYNC pin Monitor. Show input HSYNC pin directly (Active Low).	
	IPVS_SB_S	2)	Input normalized VSYNC pin Monitor. Show input VSYNC pin directly (Active Low).	
	OPHS	1	Output normalized HSYNC pin Monitor. Show output HSYNC pin directly (Active Low).	
	OPVS	0	Output normalized VSYNC pin Monitor. Show output VSYNC pin directly (Active Low).	
1Eh	REG102F3D	7:0	Default: - Access: RO	
(102F3Dh)	IPVS_ACT	7	Input On Line Source VSYNC Active.  0: Not active.  1: Active.	
	IPHS_ACT	6	Input On Line Source HSYNC Active.  0: Not active.  1: Active.	



IP1_M Reg	gister (Bank = 102F, Sub	-bank =	= 01)	
Index (Absolute)	Mnemonic	Bit	Description	·.C
	CS_DET	5	Composite Sync Detect st 0: Input is not composite 1: Input is detected as co	sync.
	SOG_DET	4	Sync-On-Green Detect sta 0: Input is not SOG. 1: Input is detected as SO	
	INTLAC_DET	3	Interlace / Non-interlace of chip.  O: Non-interlace.  1: Interlace.	detecting result by this
	FIELD_DET	2	Input odd/even field detecting result by this chip 0: Even. 1: Odd.	
	HSPOL		Input On Line Source HSY by this chip.  0: Active low.  1: Active high.	NC polarity detecting result
	VSPOL	0	Input On Line Source VSY by this chip. 0: Active low. 1: Active high.	NC polarity detecting result
1Fh	REG102F3E	7:0	Default: -	Access: RO
(102F3Eh)	VTT_FOR_READ[7:0]	7:0	Input Vertical Total, coun	t by HSYNC.
1Fh	REG102F3F	7:0	Default: 0x00	Access: RO, R/W
(102F3Fh)	VS_PW_VDOMD	7	VSYNC Raw Pulse Width f	or measurement.
	-	6	Reserved.	
	HSPW_SEL	5	Vsync Pulse Width Read E The Report is shown in Cu	
	VTT_FOR_READ[12:8]	4:0	See description of '102F3I	Eh'.
20h	REG102F40	7:0	Default: -	Access: RO
(102F40h)	HTT_FOR_READ[7:0]	7:0	Input Horizontal Period, c	ount by reference clock.
20h	REG102F41	7:0	Default: 0x00	Access: RO, R/W
(102F41h)	LN4_DETMD	7	Input HSYNC period Deter 0: 1 line. 1: 8 lines.	ct Mode.
	HTT_REPORT_SEL	6	Report Sync Separator Ht	t.



Index (Absolute)	Mnemonic	Bit	Description	·C
			0: Htt Report by Mode 1: Htt Report by Sync	
	HTT_FOR_READ[13:8]	5:0	See description of '10	2F40h'.
21h	REG102F42	7:0	Default: -	Access: RO
(102F42h)	FIELD_SWMD	7	Shift Line Method who 0: Old method.  1: New method.	en field is switched.
	COAST_HS_SEPMD	6	HSYNC in coast for Da 0: HSOUT (recommer 1: Re-shaped HSYNC.	nded).
	USR_VSPOL	5	User defined input VSYNC Polarity, active when USR_VSPOLMD =1. 0: Active low. 1: Active high.	
	USR_VSPOLMD	4	Input VSYNC polarity  0: Use result of intern  1: Defined by user (U	al circuit detection.
	USR_HSPOL	<sup>3</sup> C	User defined input HS USR_HSPOLMD =1. 0: Active low. 1: Active high.	YNC Polarity, active when
	USR_HSPOLMD	2	Input HSYNC polarity  0: Use result of intern  1: Defined by user (U)	al circuit detection.
CI	USR_INTLAC	× Ø	User defined non-interlace/interlace, active w USR_INTLACMD = 1. 0: Non-interlace. 1: Interlace.  Interlace judgment. 0: Use result of internal circuit detection. 1: Defined by user (USR_INTLAC).	
	USR_INTLACMD	0		
21h	REG102F43	7:0	Default: -	Access: RO
(102F43h)	MEMSYN_TO_VS[1:0]	7:6	Memory control Switch Method.  00: Sample V End.  01: Sample V Start.  10: Sample V Start Ahead by Current Bank 09[3:0 11: Sample V Start Ahead by Current Bank 09[3:0 2.	



IP1_M Reg	gister (Bank = 102F, Sub	-bank :	= 01)	
Index (Absolute)	Mnemonic	Bit	Description	<b>.</b> C
	DE_ONLY_HTT_CHGMD	5	DE Only mode Htt Chango 0: Mode Change provided 1: Mode Change provided domain (recommended).	
	DE_ONLY_HTT_SRC	4	DE Only mode Htt Report  0: From Input DE.  1: From Re-generated DE	2)
	ADC_VIDEO_FINV	3	Component Video Field Inversion when ADC_VID  1 for Data Align.  Normal.  I: Invert.	
	EXT_FIELDMD	2	Video External Field.  0: Use result of internal circuit detection.  1: Use external field.	
	FIELD_DETMD	1	Interlace Field detect method select.  0: Use the HSYNC numbers of a field to judge.  1: Use the relationship of VSYNC and HSYNC to judge.	
	FIELD_INV		Interlace Field Invert. 0: Normal. 1: Invert.	
22h	REG102F44	7:0	Default: -	Access: RO
(102F44h)	HSPW[7:0]	7:0	HSYNC Pulse Width Repo	rt.
22h	REG102F45	7:0	Default: -	Access: RO
(102F45h)	VSPW[7:0]	7:0	VSYNC Pulse Width Report	rt.
23h	REG102F47	7:0	Default: 0x00	Access: RO, R/W
(102F47h)	VD_FREE	7	Video in Free Run Mode (	Read Only).
	MIN_VTT[6:0]	6:0	Minimum Vtt.  When detected Vtt < MIN_VTT[6:0] x 16, the video interlace freerun mode will be activated.	
24h	REG102F48	7:0	Default: -	Access: RO
(102F48h)	VS_SEP_SEL	7	SYNC Separator VSYNC for 0: Raw VSYNC (H / V Relational Interlace Detect).  1: HSYNC Align VSYNC (Handel Interlace Detect).	
	VIDEO_D1L_H	6	Component Video Delay L	ine



IP1_M Reg	gister (Bank = 102F, Sub	-bank =	= 01)	
Index (Absolute)	Mnemonic	Bit	Description	·C
			(VIDEO_D1L_H + VIDEO_ 00: Delay 1 Line for Anoth 01: Delay 2 Lines for Anoth 10: Delay 3 Lines for Anoth 11: Delay 4 Lines for Anoth	ner Field. ther Field. ther Field.
	ADC_VIDEO	5	ADC Input Select. 0: PC Source. 1: Component Video.	3
	VIDEO_D1L_L	3	Component Video Delay L (VIDEO_D1L_H + VIDEO_ 00: Delay 1 Line for Anoth 01: Delay 2 Lines for Anoth 10: Delay 3 Lines for Anoth 11: Delay 4 Lines for Anoth	_D1L_L) = ner Field. ther Field. ther Field.
	EXTVS_SEPINV	2	Reserved.  External VSYNC polarity (only used when COAST_SRCS is 1).  0: Normal.  1: Invert.	
	COAST_SRC	5	Coast VSYNC Select. 0: Internal Separated VSYNC (Default). 1: External VSYNC (Test Purpose).	
	COAST_POL	0	Coast Polarity to pad.	1
24h (102F49h)	REG102F49 COAST_FBD[7:0]	7:0	Default: - Front tuning. 00: Coast starts from 1 H: 01: Coast starts from 2 H: value 254: Coast starts from 25 255: Coast starts from 25	SYNC leading edge, default 5 HSYNC leading edge.
25h	REG102F4A	7:0	Default: -	Access: RO
(102F4Ah)	COAST_BBD[7:0]	7:0	End tuning. 00: Coast ends at 1 HSYN 01: Coast ends at 2 HSYN value 254: Coast ends at 255 H	IC leading edge. IC leading edge, default



Access: RO	IP1_M Reg	gister (Bank = 102F, Sub	-bank	= 01)	
REG102F4C   T:O   Default: -   Access: RO	Index (Absolute)	Mnemonic	Bit	Description	
The content of the				255: Coast ends at 256 H	SYNC leading edge.
D: Disable.   1: Enable.	26h	REG102F4C	7:0	Default: -	Access: RO
Analog:  000: 0 XTAL clock. 001: 1 XTAL clock. 010: 2 XTAL clock. 111: 7 XTAL clock. 112: 7 XTAL clock. 111: 7 XTAL clock. 112: 7 XTAL clock. 112:	(102F4Ch)	GR_DE_EN	7	0: Disable.	removal function Enable.
0: Normal. 1: Glitch-removal.  HVTT_LOSE_MD  1 Htt/Vtt Lost Mode for INT. 0: By counter overflow. 1: By counter overflow + Active Detect IPVS_ACT, IPHS_ACT (E1[7:6]) (recommended).  IDCLK_INV  0 Capture Port Sample CLK Invert. 0: Normal. 1: Invert.  26h (102F4Dh)  REG102F4D  7:0 Default: - Access: RO  DUMMY26_9_15[6:0]  7:1  IP1_RDY_MASK_EN  0 Mask IP1 output DE enable.  27h REG102F4E  7:0 Default: - Access: RO			10	Analog: 000: 0 XTAL clock. 001: 1 XTAL clock. 010: 2 XTAL clock. 111: 7 XTAL clock. DVI: 000: 0x8 input clock. 001: 1x8 input clock. 010: 2x8 input clock. 111: 7x8 input clock. Input HSYNC Filter. When input source is anal 0: Filter off. 1: Filter on. When input source is DVI: 0: Normal.	og:
0: By counter overflow. 1: By counter overflow + Active Detect IPVS_ACT, IPHS_ACT (E1[7:6]) (recommended).  IDCLK_INV  0		GR_EN	2	0: Normal.	
0: Normal. 1: Invert.  26h (102F4Dh)  REG102F4D  DUMMY26_9_15[6:0]  IP1_RDY_MASK_EN  REG102F4E  7:0 Default: - Access: RO  Mask IP1 output DE enable.  27h (100F4Fh)  REG102F4E  7:0 Default: - Access: RO		HVTT_LOSE_MD	1	0: By counter overflow.     1: By counter overflow + Active Detect IPVS_ACTION	
(102F4Dh) DUMMY26_9_15[6:0] 7:1  IP1_RDY_MASK_EN 0 Mask IP1 output DE enable.  27h REG102F4E 7:0 Default: - Access: RO	Ť	IDCLK_INV	0	0: Normal.	Invert.
IP1_RDY_MASK_EN	26h	REG102F4D	7:0	Default: -	Access: RO
27h REG102F4E 7:0 Default: - Access: RO	(102F4Dh)	DUMMY26_9_15[6:0]	7:1		
(4005.451.)		IP1_RDY_MASK_EN	0	Mask IP1 output DE enabl	e.
(4005.451.)	27h	REG102F4E	7:0	Default: -	Access: RO
	(102F4Eh)	ATP_FILTERMD	7	ATP Filter for Text (4 fram	nes).



IP1_M Reg	gister (Bank = 102F, Sub-	-bank =	= 01)	
Index (Absolute)	Mnemonic	Bit	Description	·.C
			0: Disable. 1: Enable.	
	DE_ONLY_IDHTT	6	DE only mode HTT count 0: Disable. 1: Enable.	by IDCLK.
	GR_VS_EN	5	VSYNC glitch removal with 0: Disable. 1: Enable.	line less than 2 (DE Only).
	VS_PROTECT	4	VSYNC Protect with V total (DE Only).  0: Disable.  1: Enable.	
	- DEGP	3	Reserved.  DE only mode Glitch Prote 0: Disable.	ect for position.
		1:0	1: Enable.  Reserved.	<del>)</del> •
27h (102F4Fh)	REG102F4F DUMMY27_9_15[6:0]	7:0 7:1	Default: -	Access: RO
	LOCK_FIELD_EN	0	Lock field flag toggle sequ	uence enable.
28h	REG102F50	7:0	Default: -	Access: RO
(102F50h)	DUMMY28_0_15[7:0]	7:0		
28h	REG102F51	7:0	Default: -	Access: RO
(102F51h)	DUMMY28_0_15[15:8]	7:0	See description of '102F50	Oh'.
29h	REG102F52	7:0	Default: 0x00	Access: RO, R/W
(102F52h)	VS_SEP_SEL_1	7	New Interlace Detect Method by Big and Small lir counts for a field.	
	VS_SEP_SEL_0	6	Hardware Auto Vsync Sta	rt Line Method Select.
	INTLAC_DET_MODE[1:0]	5:4	Interlace detect mode. 00: Off. 01: Only for line total nun 10: All cases. 11: Off.	nber = even.
	EUP_AU_HDTV_DET	3	UR/AUS 1080i HDTV Dete	ect.
	EUP_HDTV_DET	2	EUR 1080i HDTV Detect.	
	EUP_AUTOFIELD	1	EUR/AUS 1080i HDTV Aut	to Field Mode.



IP1_M Rec	gister (Bank = 102F, Sub	-bank	= 01)	
Index (Absolute)	Mnemonic	Bit	Description	·,C
	EUP_HDTV	0	EUR/AUS 1080i HDTV For	rce Field Mode.
29h	REG102F53	7:0	Default: 0x00	Access: RO, R/W
(102F53h)	LOCK2LOCK_REPORT[3:0]	7:4	Check Lock to Lock Line Count for Interlace Auto-Correct.	
	-	3:1	Reserved.	
	ATRANGE_EN	0	Auto Range Enable.  0: Defined automatically,  1: Defined by Current Bar	nk 2a-2b.
2Ah	REG102F54	7:0	Default:	Access: RO
(102F54h)	ATRANGE_VST[7:0]	7:0	Auto Function (Position, Opoint, count by input HSY	•
2Ah	REG102F55	7:0	Default: -	Access: RO
(102F55h)		7:5	Reserved.	
	ATRANGE_VST[12:8]	4:0	See description of '102F54h'.	
2Bh	REG102F56	7:0	Default: -	Access: RO
(102F56h)	ATRANGE_HST[7:0]	7:0	Auto Function (Position, Gain Phase) horizontal stapoint, count by input dot clock.	
2Bh	REG102F57	7:0	Default: -	Access: RO
(102F57h)	7, V,	7:5	Reserved.	
	ATRANGE_HST[12:8]	4:0	See description of '102F5	6h'.
2Ch	REG102F58	7:0	Default: -	Access: RO
(102F58h)	ATRANGE_VDC[7:0]	7:0	Auto Function (Position, Cresolution, Count by input	•
2Ch	REG102F59	7:0	Default: -	Access: RO
(102F59h)	-	7:5	Reserved.	
	ATRANGE_VDC[12:8]	4:0	See description of '102F5	8h'.
2Dh	REG102F5A	7:0	Default: -	Access: RO
(102F5Ah)	ATRANGE_HDC[7:0]	7:0	Auto Function (Position, Gain Phase) horizontal resolution, count by input dot clock.	
2Dh	REG102F5B	7:0	Default: -	Access: RO
(102F5Bh)	-	7:5	Reserved.	
	ATRANGE_HDC[12:8]	4:0	See description of '102F5	Ah'.
2Eh	REG102F5C	7:0	Default: -	Access: RO
(102F5Ch)	-	7:2	Reserved.	



	gister (Bank = 102F, Sub			
Index (Absolute)	Mnemonic	Bit	Description	·.C
	GOP_CLK_FREE	1	GOP clock gating enable.  0: Gate the GOP clock.  1: Not gate the GOP clock	
	IP2_CLK_GATE_EN	0	IP2 clock gating enable. 0: Not gate the IDCLK. 1: Gate the IDCLK.	Cili
2Fh	REG102F5E	7:0	Default: -	Access: RO
(102F5Eh)	-	7:3	Reserved.	
	ATS_B_SKIP	2	Auto search ignores B dat	ia.
	ATS_G_SKIP	1	Auto search ignores G da	ta.
	ATS_R_SKIP	0	Auto search ignores R dat	ta.
2Fh	REG102F5F	7:0	Default: -	Access: RO
(102F5Fh)	DE_BYPASS_MODE	7	Use input DE to replace SPRANGE_H as output D	
		6:0	Reserved.	
30h	REG102F60	7:0	Default: -	Access: RO
(102F60h)	INSERT_NUM[7:0]	7:0	Vsync INSERT_NUMBER_OFFSET.	
30h	REG102F61	7:0	Default: -	Access: RO
(102F61h)	INSERT_SEL	7	Vsync INSERT_NUMBER_	OFFSET enable.
	•	6:3	Reserved.	
·	INSERT_NUM[10:8]	2:0	See description of '102F6	0h'.
31h	REG102F62	7:0	Default: -	Access: RO
(102F62h)	LOCK_NUM[7:0]	7:0	Vsync LOCK_NUMBER_OF	FSET.
31h	REG102F63	7:0	Default: -	Access: RO
(102F63h)	LOCK_SEL	7	Vsync LOCK_NUMBER_OF	FSET enable.
	-	6:3	Reserved.	
	LOCK_NUM[10:8]	2:0	See description of '102F6	2h'.
32h	REG102F64	7:0	Default: -	Access: RO
(102F64h)	VLOCK_MD	7	Vlock mode.	
	-	6	Reserved.	
	VLOCK_VAL[5:0]	5:0	Vlock value.	
32h	REG102F65	7:0	Default: -	Access: RO
(102F65h)	MEMSYN_TO_VS_NEW[1:0]	7:6	Memory control Switch Moox: Reference 21[15:14]. 10: Sample V end delay 1	



Index	Mnemonic	Bit	Description	
(Absolute)			44. Commis Word data	or O Physic
		F 0	11: Sample V end dela	y 3 line.
001-	- DE0400E//	5:0	Reserved.	1
33h (102F66h)	REG102F66	7:0	Default: -	Access: RO
(1021 0011)	RGB_CLAMP_EN	7		le, from 10'h3ff to 10'h3fc.
	ATO NEW DANCE	6:3	Reserved.	Andre Calls
	ATG_NEW_RANGE	2	Internal signal timing r	range for Auto Gain.
	ATG_NEW_CLR	1	Auto Gain reset.	la Acata Cala
0.01-	ATG_NEW_MODE	0	Use internal signal to o	
33h (102F67h)	REG102F67	7:0	Default: 0x00	Access: RO, R/W
(1021 0711)	OP2_COAST_STATUS	,	Auto OP free run statu	
	AUTO_COAST_HV_LOSE	6		nable when H/V sync lose.
	AUTO_COAST_V_LOSE	5		nable when V sync lose.
	AUTO_COAST_H_LOSE	4		nable when H sync lose.
	NO_SIGNAL_STATUS	3	Auto no signal status.	
	AUTO_NOS_HV_LOSE	2	time.	ble when H/V sync at the same
•	AUTO_NOS_V_LOSE	_1	Auto no signal set enal	ble when V sync lose.
	AUTO_NOS_H_LOSE	0	Auto no signal set enal	ble when H sync lose.
34h	REG102F68	7:0	Default: -	Access: RO
(102F68h)	WDT_VSEL[3:0]	7:4	Vsync lose watch dog	timer V pulse select.
	WDT_HSEL[3:0]	3:0	Hsync lose watch dog	timer H pulse select.
34h	REG102F69	7:0	Default: -	Access: RO
(102F69h)		7:2	Reserved.	
	HDMI_VMUTE_DET_EN	1	HDMI V-mute detect e	nable.
	WDT_EN	0	H/Vsync lose watch do	g enable.
35h	REG102F6A	7:0	Default: -	Access: RO
(102F6Ah)	MACROVISION_FILTER_	7:0	When MACROVISION_	FILTER_EN is enabled and
	RANGE[7:0]		input Hsync period is less than	
				R_RANGE, this Hsync signal
			will be recognized as Macrovision or glitch and be filtered out in the coast region.	
35h	REG102F6B	7:0	Default: 0x00	Access: RO, R/W
(102F6Bh)	SOG_VALID	7	Input composite/SOG	signal is valid or not.



IP1_M Reg	gister (Bank = 102F, Sub-	-bank =	= 01)
Index (Absolute)	Mnemonic	Bit	Description
			1: Valid.
	CNT_NUMBER_SEL	6	Select the number of lines of valid input composite/SOG signals to make sure the input signal is stable.  0: 60 lines.  1: 120 lines
	MACROVISION_FILTER_SEL [1:0]	5:4	When MACROVISION_FILTER_EN is enabled and input Hsync period is less than MACROVISION_FILTER_RANGE, this Hsync signal will be recognized as Macrovision or glitch and be filtered out in the coast region.
	MACROVISION_FILTER_ RANGE[11:8]	3:0	See description of '102F6Ah'.
36h	REG102F6C	7:0	Default: - Access: RO
(102F6Ch)	EN_OVERCNT	7	Coast over count enable.
	OVERCNT[6:0]	6:0	Coast over count.
36h	REG102F6D	7:0	Default: - Access: RO
(102F6Dh)	SEL_NEW_CSOURCE	7	Separate sync pulse select.
	13 10	6:1	Reserved.
	GENCSOG_RESET	0	Reset SOG separate control.
37h	REG102F6E	7:0	Default: - Access: RO
(102F6Eh)	- (9)	7:6	Reserved.
	INTLAC_DET_EN[5:0]	5:0	New interlace detect function enable.
38h	REG102F70	7:0	Default: - Access: RO
(102F70h)	-	7:6	Reserved.
	INTLAC_DET_ALL[5:0]	5:0	The result of interlace detection.
39h	REG102F72	7:0	Default: - Access: RO
(102F72h)	-	7:6	Reserved.
	FIELD_DET_EN[5:0]	5:0	New interlace detect function field select.
3Ah	REG102F74	7:0	Default: - Access: RO
(102F74h)	-	7:6	Reserved.
	FIELD_DET_ALL[5:0]	5:0	The field status.
3Bh	REG102F76	7:0	Default: - Access: RO
(102F76h)	SPR_V_LOCK_P_IP_CNT[7:0]	7:0	Vsync to Vsync pixel count.



IP1_M Reg	gister (Bank = 102F, Sub-	-bank =	= 01)	
Index (Absolute)	Mnemonic	Bit	Description	<b>.</b> .Co
3Bh	REG102F77	7:0	Default: -	Access: RO
(102F77h)	SPR_V_LOCK_P_IP_CNT[15:8]	7:0	See description of '102F7	6h'.
3Ch	REG102F78	7:0	Default: -	Access: RO
(102F78h)	-	7:5	Reserved.	
	SPR_V_LOCK_P_IP_CNT[20:16	4:0	See description of '102F7	6h):
3Dh	REG102F7A	7:0	Default: -	Access: RO
(102F7Ah)	-	7:1	Reserved.	
	HTT_RPT_MD	0	H total report mode.	
3Fh	REG102F7E	7:0	Default: -	Access: RO
(102F7Eh)	ATGSEL_VALUE_Q[7:0]	7:0	Auto Gain value latch by	√sync pulse.
3Fh	REG102F7F	7:0	Default: -	Access: RO
(102F7Fh)		7:2	Reserved.	
	ATGSEL_VALUE_Q[9:8]	1:0	See description of '102F7	Eh'.
48h	REG102F90	7:0	Default: -	Access: RO
(102F90h)	- 10	7	Reserved.	
	FDET_CHECK_EN	6	H/V sync status check ena	able.
	FDET_H_INV	5	H sync invert.	
	FDET_V_INV	4	V sync invert.	
	FDET_VTOTAL_PIX_CNT_EN	3	V total count by pixel cloc	k enable.
	FDET_SYNC_SRC_SEL[1:0]	2:1	H/V sync source select for	r mode detection.
	FDET_EN	0	New mode interlaced dete	ect enable.
49h	REG102F92	7:0	Default: -	Access: RO
(102F92h)	FDET_VWIDTH_TOR[7:0]	7:0	V sync pulse width tolerar	nce.
49h	REG102F93	7:0	Default: -	Access: RO
(102F93h)	FDET_VTOTAL_TOR[7:0]	7:0	V total tolerance.	_
4Ah	REG102F94	7:0	Default: -	Access: RO
(102F94h)	-	7:3	Reserved.	
	FDET_STATUS_INTLAC_DET2	2	Mode detect result 2.	
	FDET_STATUS_INTLAC_DET1	1	Mode detect result 1.	
	FDET_STATUS_INTLAC_DETO	0	Mode detect result 0.	
4Bh	REG102F96	7:0	Default: -	Access: RO
(102F96h)	FDET_STATUS_VWIDTH0[7:0]	7:0	V sync pulse width 0.	



	IP1_M Register (Bank = 102F, Sub-bank = 01)					
Index Mnemonic (Absolute)	Bit	Description	<b>.</b> C			
4Bh REG102F97	7:0	Default: -	Access: RO			
(102F97h) <sub>-</sub>	7:6	Reserved.				
FDET_STATUS_VWIDTH0[1:	3:8 5:0	See description of '102F96	6h'.			
4Ch REG102F98	7:0	Default: -	Access: RO			
(102F98h) FDET_STATUS_VWIDTH1[7	:0] 7:0	V sync pulse width 1.	0			
4Ch REG102F99	7:0	Default: -	Access: RO			
(102F99h) <sub>-</sub>	7:6	Reserved.				
FDET_STATUS_VWIDTH1[1:	3:8 5:0	See description of '102F98	8h'.			
4Dh REG102F9A	7:0	Default: -	Access: RO			
(102F9Ah) FDET_STATUS_VTOTAL0[7;	0] 7:0	V total report 0.				
4Dh REG102F9B	7:0	Default: -	Access: RO			
(102F9Bh) FDET_STATUS_VTOTAL0[15	5:8] 7:0	See description of '102F9Ah'.				
4Eh REG102F9C	7:0	Default: -	Access: RO			
(102F9Ch) FDET_STATUS_VTOTAL0[23	3:16 7:0	See description of '102F9	Ah'.			
4Eh REG102F9D	7:0	Default: -	Access: RO			
(102F9Dh)	7:1	Reserved.				
FDET_STATUS_VTOTAL0[24	1] 0	See description of '102F9Ah'.				
4Fh REG102F9E	7:0	Default: -	Access: RO			
(102F9Eh) FDET_STATUS_VTOTAL1[7:	0] 7:0	V total report 1.				
4Fh REG102F9F	7:0	Default: -	Access: RO			
(102F9Fh) FDET_STATUS_VTOTAL1[15	5:8] 7:0	See description of '102F9	Eh'.			
50h REG102FA0	7:0	Default: -	Access: RO			
(102FA0h) FDET_STATUS_VTOTAL1[23	3:16 7:0	See description of '102F9l	Eh'.			
50h REG102FA1	7:0	Default: -	Access: RO			
(102FA1h) _	7:1	Reserved.				
FDET_STATUS_VTOTAL1[24	1] 0	See description of '102F9	Eh'.			
51h REG102FA2	7:0	Default: -	Access: RO			
(102FA2h) FDET_STATUS_VTOTAL2[7:	0] 7:0	V total report 2.				
51h REG102FA3	7:0	Default: -	Access: RO			
(102FA3h) FDET_STATUS_VTOTAL2[15	5:8] 7:0	See description of '102FA	2h'.			



IP1_M Reg	jister (Bank = 102F, Sub-	-bank =	= 01)	
Index (Absolute)	Mnemonic	Bit	Description	<b>.</b> C
52h	REG102FA4	7:0	Default: -	Access: RO
(102FA4h)	FDET_STATUS_VTOTAL2[23:16]	7:0	See description of '102FA2	2h'.
52h	REG102FA5	7:0	Default: -	Access: RO
(102FA5h)	-	7:1	Reserved.	20
	FDET_STATUS_VTOTAL2[24]	0	See description of '102FA	2h'.
53h	REG102FA6	7:0	Default: -	Access: RO
(102FA6h)	FDET_STATUS_VTOTAL3[7:0]	7:0	V total report 3.	
53h	REG102FA7	7:0	Default: -	Access: RO
(102FA7h)	FDET_STATUS_VTOTAL3[15:8]	7:0	See description of '102FA	6h'.
54h	REG102FA8	7:0	Default: -	Access: RO
(102FA8h)	FDET_STATUS_VTOTAL3[23:16]	7:0	See description of '102FA	6h'.
54h	REG102FA9	7:0	Default: -	Access: RO
(102FA9h)	-	7:1	Reserved.	
	FDET_STATUS_VTOTAL3[24]	0	See description of '102FA	6h'.
60h ~ 60h		7:0	Default: -	Access: -
(102FC0h ~ 102FC1h)			Reserved.	

## IP2\_M Register (Bank = 102F, Sub-bank = 02)

IP2_M Reg	IP2_M Register (Bank = 102F, Sub-bank = 02)					
Index (Absolute)	Mnemonic	Bit	Description			
01h	REG102F02	7:0	Default: 0x00	Access: R/W		
(102F02h)	VFAC_SHT	7	VSD factor shift enable.			
) <sup>*</sup>	VFAC_SHT_INV	6	VSD field inverse.			
	IP2_F422EN	5	Force IP 442 format enable.			
	IP2_F422	4	1: IP 422.			
			0: IP 444.			
	-	3	Reserved.			
	CSC_DITHEN	2	CSC dither function enable.			
	VSD_DITHEN	1	VSD dither function enable.			



IP2_M Reg	gister (Bank = 102F, S	Sub-ba	nk = 02)	
Index (Absolute)	Mnemonic	Bit	Description	(
	HSD_DITHEN	0	HSD dither function enable.	
01h	REG102F03	7:0	Default: 0x00	Access: R/W
(102F03h)	-	7:4	Reserved.	<u> </u>
	DITH_10TO8_SEL	3	Use random noise or rounding for 10-bit to 8-bit.	
	DITH_10TO8_EN	2	Dither enable for 10-bit to 8	-bit.
	DYNAMIC_SC_EN	1	Dynamic scaling enable.	
	-	0	Reserved.	<u> </u>
02h	REG102F04	7:0	Default: 0x00	Access: R/W
(102F04h)	HFAC_SET_IP[7:0]	7:0	HSD initial factor.	1
02h	REG102F05	7:0	Default: 0x00	Access: R/W
(102F05h)	HFAC_SET_IP[15:8]	7:0	See description of '102F04h'	
03h	REG102F06	7:0	Default: 0x00	Access: R/W
(102F06h)		7:4	Reserved.	
	HFAC_SET_IP[19:16]	3:0	See description of '102F04h'	. U
04h	REG102F08	7:0	Default: 0x00	Access: R/W
(102F08h)	HFACIN[7:0]	7:0	HSD factor, format [3.20].	
04h	REG102F09	7:0	Default: 0x00	Access: R/W
(102F09h)	HFACIN[15:8]	7:0	See description of '102F08h'	
05h	REG102F0A	7:0	Default: 0x00	Access: R/W
(102F0Ah)	- ~~	7	Reserved.	
	HFACIN[22:16]	6:0	See description of '102F08h'	
05h	REG102F0B	7:0	Default: 0x00	Access: R/W
(102F0Bh)	IP2HSDEN	7	H Scaling Down enable.	
	PREHSDMODE	6	Pre-H scaling down mode.  0: Accumulator mode, fac =  1: 6TapY/4TapC filter mode,  [3.20]).	`
	-	5:0	Reserved.	
06h	REG102F0C	7:0	Default: 0x00	Access: R/W
(102F0Ch)	VFAC_INI_T[7:0]	7:0	VSD initial factor for top field	1.
06h	REG102F0D	7:0	Default: 0x00	Access: R/W
(102F0Dh)	VFAC_INI_T[15:8]	7:0	See description of '102F0Ch'	
07h	REG102F0E	7:0	Default: 0x00	Access: R/W



IP2_M Reg	gister (Bank = 102F,	Sub-ba	ink = 02)
Index (Absolute)	Mnemonic	Bit	Description
(102F0Eh)	VFAC_INI_B[7:0]	7:0	VSD initial factor for bottom.
07h	REG102F0F	7:0	Default: 0x00 Access: R/W
(102F0Fh)	VFAC_INI_B[15:8]	7:0	See description of '102F0Eh'.
08h	REG102F10	7:0	Default: 0x00 Access: R/W
(102F10h)	VFACIN[7:0]	7:0	VSD factor, format CB: [0.20], Bilinear [3.20].
08h	REG102F11	7:0	Default: 0x00 Access: R/W
(102F11h)	VFACIN[15:8]	7:0	See description of '102F10h'.
09h	REG102F12	7:0	Default: 0x00 Access: R/W
(102F12h)	-	7	Reserved.
	VFACIN[22:16]	6:0	See description of '102F10h'.
09h	REG102F13	7:0	Default: 0x00 Access: R/W
(102F13h)	PRE_VDOWN	7	V Scaling Down enable.
	PRE_VDOWN_MODE	6	V Scaling Down Mode.
	<	5	0: CB.
			1: Bilinear.
	VSD_DUP_BLACK	5	Duplicate black line for last line when VSD is enabled.
	.9	4:0	Reserved.
0Ah	REG102F14	7:0	Default: 0x00 Access: R/W
(102F14h)	C_FILTER	7	444 to 422 filter mode.
	CBCR_SWAP	6	Cb/Cr swap for 444 to 422.
		5	Reserved.
	YDELAY_EN	4	Y delay enable.
	YCDELAY_STEP[3:0]	3:0	Y/C delay pipe step.
16 <b>h</b>	REG102F2C	7:0	Default: 0xF2 Access: R/W
(102F2Ch)	HSD_YT0_C0[7:0]	7:0	Up-sample 1st pix (oxxx) coefficient Y0.
			Format: S7 of 2's complement (-31 <= Y0 <= 31).
17h	REG102F2E	7:0	Default: 0x1F Access: R/W
(102F2Eh)	HSD_YT0_C1[7:0]	7:0	Up-sample 1st pix (oxxx) coefficient Y1.
		<u> </u>	Format: S7 of 2's complement (-63 <= Y1 <= 63).
18h	REG102F30	7:0	Default: 0x5E Access: R/W
(102F30h)	HSD_YT0_C2[7:0]	7:0	Up-sample 1st pix (oxxx) coefficient Y2.
19h	DEC102E22	7.0	Format: Fix 8 (0 <= Y2 <= 255).  Default: 0xF4  Access: R/W
(102F32h)	REG102F32	7:0	
(102.02.1)	HSD_YT1_C0[7:0]	7:0	Up-sample 2nd pix (xoxx) coefficient Y0.



IP2_M Reg	IP2_M Register (Bank = 102F, Sub-bank = 02)					
Index (Absolute)	Mnemonic	Bit	Description	<b>\C</b>		
			Format: S7 of 2's complement	nt (-31 <= Y0 <= 31).		
1Ah	REG102F34	7:0	Default: 0x0C	Access: R/W		
(102F34h)	HSD_YT1_C1[7:0]	7:0	Up-sample 2nd pix (xoxx) coefficient Y1. Format: S7 of 2's complement (-63 <= Y1 <= 63).			
1Bh	REG102F36	7:0	Default: 0x5A	Access: R/W		
(102F36h)	HSD_YT1_C2[7:0]	7:0	Up-sample 2nd pix (xoxx) co Format: Fix 8 (0 <= Y2 <= 2			
1Ch	REG102F38	7:0	Default: 0x37	Access: R/W		
(102F38h)	HSD_YT1_C3[7:0]	7:0	Up-sample 2nd pix (xoxx) co Format: Fix 8 (0 <= Y3 <= 2			
1Dh	REG102F3A	7:0	Default: 0xF5	Access: R/W		
(102F3Ah)	HSD_YT1_C4[7:0]	7:0	Up-sample 2nd pix (xoxx) coefficient Y4.  Format: \$7 of 2's complement (-63 <= Y4 <= + 63).			
1Eh	REG102F3C	7:0	Default: 0xFA	Access: R/W		
(102F3Ch)	HSD_YT1_C5[7:0]	7:0	Up-sample 2nd pix (xoxx) coefficient Y5. Format: S7 of 2's complement (-31 < Y5 <= 31).			
1Fh	REG102F3E	7:0	Default: 0xF7	Access: R/W		
(102F3Eh)	HSD_YT2_C0[7:0]	7:0	Up-sample 3rd pix (xxox) cor Format: \$7 of 2's complement			
20h	REG102F40	7:0	Default: 0xFE	Access: R/W		
(102F40h)	HSD_YT2_C1[7:0]	7:0	Up-sample 3rd pix (xxox) cor Format: S7 of 2's complement			
21h	REG102F42	7:0	Default: 0x4B	Access: R/W		
(102F42h)	HSD_YT2_C2[7:0]	7:0	Up-sample 3rd pix (xxox) co Format: Fix 8 (0 <= Y2 <= 2			
2Ah	REG102F55	7:0	Default: 0x00	Access: R/W		
(102F55h)	PRE_ALIGN_EN	7	Insert pixel number enable for	or mirror mode.		
	-	6:4	Reserved.			
	PRE_ALIGN_WIDTH[3:0]	3:0	Insert pixel number for mirro	or mode.		
34h	REG102F68	7:0	Default: 0x81	Access: R/W		
(102F68h)	IP2_STATUS_CLR	7	IP2 status clear.			
	-	6:1	Reserved.			
	DLAST_ALIGN_EN	0	Data last signal align with IPM fetch number.			
34h	REG102F69	7:0	Default: 0x00	Access: R/W		



Index (Absolute)	Mnemonic	Bit	Description
(102F69h)	-	7:5	Reserved.
	IP2_FLOW_CTRL_EN	4	IP2 flow control enable.
	FLOW_CTRL_VALUE[3:0]	3:0	IP2 flow control count.
36h	REG102F6C	7:0	Default: 0x00 Access: R/W
(102F6Ch)	VSD_IN_NUM_USR[7:0]	7:0	IP2 VSD input line count number:
36h	REG102F6D	7:0	Default: 0x00 Access: R/W
(102F6Dh)	-	7:5	Reserved.
	VIN_CTRL_EN	4	IP2 VSD input line count control enable.
	VSD_IN_USR_EN	3	IP2 VSD input line count number setting enable.
	VSD_IN_NUM_USR[10:8]	2:0	See description of '102F6Ch'.
37h	REG102F6E	7:0	Default: 0x00 Access: R/W
(102F6Eh)	VSD_OUT_NUMBER[7:0]	7:0	IP2 VSD output line count number.
37h	REG102F6F	7:0	Default: 0x00 Access: R/W
(102F6Fh)	-	7:5	Reserved.
	VOUT_CTRL_EN	4	IP2 VSD output line count control enable.
		3	Reserved.
	VSD_OUT_NUMBER[10:8]	2:0	See description of '102F6Eh'.
3Dh	REG102F7A	7:0	Default: - Access: RO
(102F7Ah)	MAX_LBUF_CNT[7:0]	7:0	IP2 line buffer max pixel count.
3Dh	REG102F7B	7:0	Default: - Access: RO
(102F7Bh)		7:1	Reserved.
	BW_NOT_ENOUGH	0	IP2 line buffer full.
3Eh	REG102F7C	7:0	Default: - Access: RO
(1 <mark>0</mark> 2F7Ch)	READ_HSD_OUT_CNT[7:0]	7:0	HSD output pixel count.
3Eh	REG102F7D	7:0	Default: - Access: RO
(102F7Dh)	-	7:4	Reserved.
<i>'</i>	READ_HSD_OUT_CNT[11:	3:0	See description of '102F7Ch'.
	8]		
3Fh	REG102F7E	7:0	Default: - Access: RO
(102F7Eh)	READ_VSD_OUT_CNT[7:0]	7:0	VSD output pixel count.
3Fh	REG102F7F	7:0	Default: - Access: RO
(102F7Fh)	-	7:3	Reserved.
	READ_VSD_OUT_CNT[10:8	2:0	See description of '102F7Eh'.



IP2_M Reg	IP2_M Register (Bank = 102F, Sub-bank = 02)						
Index (Absolute)	Mnemonic	Bit	Description	<b>.</b> C			
	]						
40h	REG102F80	7:0	Default: 0x08	Access: R/W			
(102F80h)	-	7:4	Reserved.				
	IP2_CSC_EN	3	IP2 CSC enable.				
	-	2	Reserved.				
	RGB2YCBCR_EQ_SEL[1:0]	1:0	CSC coefficient select.				
70h ~ 75h	-	7:0	Default: -	Access: -			
(102FE0h ~ 102FEBh)	-		Reserved.				

#### PNR Register (Bank = 102F, Sub-bank = 05)

PNR Regi	ster (Bank = 102F, Sub-l	oank =	= 05)	
Index (Absolute)	Mnemonic	Bit	Description	0/,
06h ~ 10h		7:0	Default:	Access: -
(102F0Ch		-	Reserved.	
~ 102F21h)	Va. 10,	<u>~</u> (	D. 1/2	
11h	REG102F22	7:0	Default: 0x00	Access: R/W
(102F22h)	FIELD_AVG_C_EN_F2	7	Main Window C average mod	de when dotline cycle.
	FIELD_AVG_Y_EN_F2	6	Main Window Y average mod	de when dotline cycle.
	PNR_RATIOC_F100_F2	5	Main Window C blending thr 16 when 15.	eshold automatically carry to
	PNR_RATIOY_F100_F2	4	Main Window Y blending thro	eshold automatically carry to
	PNR_ENY_F2	3	Main Window Post Noise Red	duction for Y.
	PNR_ENC_F2	2	Main Window Post Noise Red	duction for C.
	RATIOYC_FB2[1:0]	1:0	Main Window Motion Ratio.	
11h	REG102F23	7:0	Default: 0x00	Access: R/W
(102F23h)	-	7:1	Reserved.	
	SEL_NEXT_FIELD_INV_F2	0	Main Window select next fiel	d inverter for NOC_SEL.
12h	REG102F24	7:0	Default: 0x58	Access: R/W
(102F24h)	PCCS_YMR_SEL_F2	7	Main Window PCCS for YMR	selection.
	PCCS_RC_SATU_EN_F2	6	Main Window PCCS for RC sa	aturation en.



PNR Regis	ster (Bank = 102F, Sub-l	oank =	= 05)	
Index (Absolute)	Mnemonic	Bit	Description	·.C
	PCCS_PAL_MODE_F2	5	Main Window PCCS for PAL er	nable.
	DITH_MODE_F2[1:0]	4:3	Main Window PNR dither mod 00: No process. 01: Truncate. 10: Rounding. 11: Dither.	e.
	PNR_BYPASS_F2	2	Main Window PNR function by	pass enable.
	NR_EN_F2	1	Main Window Post NR enable.	
	PCCS_EN_F2	0	Main Window Post CCS enable	9.
12h	REG102F25	7:0	Default: 0x00	Access: R/W
(102F25h)	PNR_INOUT_SWAP_F2	7	Main Window PNR input/outpu	ut swap.
	PCCS_EXTPIX_SEL_F2	6	Main Window PCCS pre pixel s 0: Select pre pixel (NTSC/n-2) 1: Select ext pixel (PAL/n-4).	
	-	5:0	Reserved.	
13h	REG102F26	7:0	Default: 0x00	Access: R/W
(102F26h)	POS_MOTIONC_TH1_F2[2:0]	7:5	Main Window user-defined C r	motion threshold value.
	POS_MOTIONY_TH1_F2[2:0]	4;2	Main Window user-defined Y r	motion threshold value.
	POS_MOTIONC_SEL_F2	1	Main Window user-defined C r	motion threshold enable.
	POS_MOTIONY_SEL_F2	0	Main Window user-defined Y r	motion threshold enable.
14h	REG102F28	7:0	Default: 0x00	Access: R/W
(102F28h)		7	Reserved.	
	NR_Y_ROUND_F2	6	Main Window rounding when	NR blending for Y.
	CMOT_MAX_SEL_F2	5	Main Window enable select m	ax motion for c.
	YMOT_MAX_SEL_F2	4	Main Window enable select ma	ax motion for y.
	CMOT_DIV_MODE_F2[1:0]	3:2	Main Window c motion divide	mode.
	YMOT_DIV_MODE_F2[1:0]	1:0	Main Window y motion divide	mode.
16h ~ 1Ch	-	7:0	Default: -	Access: -
(102F2Ch ~ 102F39h)	-	-	Reserved.	
20h	REG102F40	7:0	Default: 0x02	Access: R/W
(102F40h)	-	7:6	Reserved.	
	DHD_HMR_INT_INV	5	DHD Interleaved History MR in	nvert.



PNR Regi	ster (Bank = 102F, Sub-l	oank :	= 05)		
Index (Absolute)	Mnemonic	Bit	Description		
	DHD_HMR_INT_EN	4	DHD Interleaved History MR enable.		
	DHD_CEDGE_UV_INV	3	DHD C Edge UV invert.		
	DHD_CVAL_UV_INV	2	DHD C Value UV invert.		
	DHD_YMR02_EN	1	DHD YMR02 enable.		
	DHD_EN	0	DHD enable.		
21h	REG102F42	7:0	Default: 0x1C Access: R/W		
(102F42h)	-	7:6	Reserved.		
	DHD_YMR02_TH[5:0]	5:0	DHD YMR02 threshold.		
21h	REG102F43	7:0	Default: 0x01 Access: R/W		
(102F43h)	-	7:4	Reserved		
	DHD_YMR02_GAIN[3:0]	3:0	DHD YMR02 gain.		
22h	REG102F44	7:0	Default: 0x18 Access: R/W		
(102F44h)	-	7:6	Reserved.		
	DHD_YMR04_TH[5:0]	5:0	DHD YMR04 threshold.		
22h	REG102F45	7:0	Default: 0x01 Access: R/W		
(102F45h)		7:4	Reserved.		
	DHD_YMR04_GAIN[3:0]	3;0	DHD YMR04 gain.		
23h	REG102F46	7:0	Default: 0x10 Access: R/W		
(102F46h)	DHD_CVAL_GAIN[7:0]	7:0	DHD C value gain.		
23h	REG102F47	7:0	Default: 0x02 Access: R/W		
(102F47h)		7:4	Reserved.		
•	DHD_DIFFPIX_GAIN[3:0]	3:0	DHD pixel diff gain.		
24h	REG102F48	7:0	Default: 0x18 Access: R/W		
(102F48h)	-	7:6	Reserved.		
	DHD_CMR02_TH[5:0]	5:0	DHD C motion02 threshold.		
24h	REG102F49	7:0	Default: 0x01 Access: R/W		
(102F49h)	-	7:4	Reserved.		
	DHD_CMR02_GAIN[3:0]	3:0	DHD C motion02 gain.		
25h	REG102F4A	7:0	Default: 0x10 Access: R/W		
(102F4Ah)	-	7:6	Reserved.		
	DHD_CMR04_TH[5:0]	5:0	DHD C motion04 threshold.		
25h	REG102F4B	7:0 Default: 0x01 Access: R/W			
(102F4Bh)	-	7:4	Reserved.		



PNR Regi	ster (Bank = 102F, Sub-k	oank =	= 05)	
Index (Absolute)	Mnemonic	Bit	Description	·.C
	DHD_CMR04_GAIN[3:0]	3:0	DHD C motion04 gain.	
26h	REG102F4C	7:0	Default: 0x30	Access: R/W
(102F4Ch)	DHD_CEDGE_GAIN[7:0]	7:0	DHD C edge gain.	
26h	REG102F4D	7:0	Default: 0x10	Access: R/W
(102F4Dh)	DHD_YEDGE_GAIN[7:0]	7:0	DHD Y edge gain.	
27h	REG102F4F	7:0	Default: 0x00	Access: R/W
(102F4Fh)	DHD_DEBUGO_EN	7	DHD debug0 enable.	•
	DHD_DEBUG1_EN	6	DHD debug1 enable.	
	-	5:0	Reserved.	
30h	REG102F60	7:0	Default: 0x22	Access: R/W
(102F60h)	PNR_TABLEY_15_0[7:0]	7:0	PNR Table Y.	
30h	REG102F61	7:0	Default: 0x22	Access: R/W
(102F61h)	PNR_TABLEY_15_0[15:8]	7:0	See description of '102F60h'	
31h	REG102F62	7:0	Default: 0x12	Access: R/W
(102F62h)	PNR_TABLEY_31_16[7:0]	7:0	PNR Table Y.	
31h	REG102F63	7:0	Default: 0x00	Access: R/W
(102F63h)	PNR_TABLEY_31_16[15:8]	7:0	See description of '102F62h'.	
32h	REG102F64	7:0	Default: 0x00	Access: R/W
(102F64h)	PNR_TABLEY_47_32[7:0]	7:0	PNR Table Y.	
32h	REG102F65	7:0	Default: 0x00	Access: R/W
(102F65h)	PNR_TABLEY_47_32[15:8]	7:0	See description of '102F64h'.	
33h	REG102F66	7:0	Default: 0x00	Access: R/W
(102F66h)	PNR_TABLEY_63_48[7:0]	7:0	PNR Table Y.	
33h	REG102F67	7:0	Default: 0x00	Access: R/W
(102F67h)	PNR_TABLEY_63_48[15:8]	7:0	See description of '102F66h'	
40h	REG102F80	7:0	Default: 0x22	Access: R/W
(102F80h)	PNR_TABLEC_15_0[7:0]	7:0	PNR Table C.	
40h	REG102F81	7:0	Default: 0x22	Access: R/W
(102F81h)	PNR_TABLEC_15_0[15:8]	7:0	See description of '102F80h'	
41h	REG102F82	7:0	Default: 0x12	Access: R/W
(102F82h)	PNR_TABLEC_31_16[7:0]	7:0	PNR Table C.	
41h	REG102F83	7:0	Default: 0x00	Access: R/W
(102F83h)	PNR_TABLEC_31_16[15:8]	7:0	See description of '102F82h'.	



PNR Register (Bank = 102F, Sub-bank = 05)					
Index (Absolute)	Mnemonic	Bit	Description	<b>.</b> C	
42h	REG102F84	7:0	Default: 0x00	Access: R/W	
(102F84h)	PNR_TABLEC_47_32[7:0]	7:0	PNR Table C.		
42h	REG102F85	7:0	Default: 0x00	Access: R/W	
(102F85h)	PNR_TABLEC_47_32[15:8]	7:0	See description of '102F84h'		
43h	REG102F86	7:0	Default: 0x00	Access: R/W	
(102F86h)	PNR_TABLEC_63_48[7:0]	7:0	PNR Table C.		
43h	REG102F87	7:0	Default: 0x00	Access: R/W	
(102F87h)	PNR_TABLEC_63_48[15:8]	7:0	See description of '102F86h'	:	
48h	REG102F90	7:0	Default: 0x0F	Access: R/W	
(102F90h)	PCCS_PAL_YEV_W[7:0]	7:0	PCCS Y edge weighting for F	PAL.	
48h	REG102F91	7:0	Default: 0x00	Access: R/W	
(102F91h)		7:4	Reserved.		
	PCCS_PAL_YEV_POW[3:0]	3:0	PCCS Y edge POWNUM for F	AL.	
49h	REG102F92	7:0	Default: 0x0F	Access: R/W	
(102F92h)	PCCS_PAL_CEV_W[7:0]	7:0	PCCS C edge weighting for F	PAL.	
49h	REG102F93	7:0	Default: 0x00	Access: R/W	
(102F93h)	<b>1</b> /2 .70	7;4	Reserved.		
	PCCS_PAL_CEV_POW[3:0]	3:0	PCCS C edge POWNUM for P	PAL.	
4Ah	REG102F94	7:0	Default: 0x00	Access: R/W	
(102F94h)	PCCS_PAL_YEV_OFFSET[7:0]	7:0	PCCS V edge offset for PAL.		
4Ah	REG102F95	7:0	Default: 0x00	Access: R/W	
(102F95h)	PCCS_PAL_CEV_OFFSET[7:0]	7:0	PCCS C edge offset for PAL.		
4Bh	REG102F96	7:0	Default: 0x00	Access: R/W	
(102F96h)	PCCS_RC_OFFSET[7:0]	7:0	PCCS RC offset.		
4Bh	REG102F97	7:0	Default: 0x00	Access: R/W	
(102F97h)	-	7:4	Reserved.		
	PCCS_RC_POW[3:0]	3:0	PCCS RC POWNUM.		
4Ch	REG102F98	7:0	Default: 0x05	Access: R/W	
(102F98h)	-	7:6	Reserved.		
	PCCS_RC_SATU_W[5:0]	5:0	PCCS RC Saturation weighting	ng.	
4Ch	REG102F99	7:0	Default: 0x00	Access: R/W	
(102F99h)	-	7:4	Reserved.		
	PCCS_RC_SATU_POW[3:0]	3:0	PCCS RC Saturation POWNUM.		



PNR Regi	ster (Bank = 102F, Sub-k	oank =	= 05)		
Index (Absolute)	Mnemonic	Bit	Description	<b>\C</b>	
4Dh	REG102F9A	7:0	Default: 0x60	Access: R/W	
(102F9Ah)	PCCS_RC_SATU_OFFSET[7:0]	7:0	PCCS RC Saturation offset.		
4Eh	REG102F9C	7:0	Default: 0x0F	Access: R/W	
(102F9Ch)	-	7:4	Reserved.		
	PCCS_TDELTAC_W[3:0]	3:0	PCCS Saturation compensati	on weighting.	
4Eh	REG102F9D	7:0	Default: 0x00	Access: R/W	
(102F9Dh)	-	7:4	Reserved.	•	
	PCCS_TDELTAC_POW[3:0]	3:0	PCCS Saturation compensation	on POWNUM.	
4Fh	REG102F9E	7:0	Default: 0x10	Access: R/W	
(102F9Eh)	PCCS_TDELTAC_OFFSET[7:0]	7:0	PCCS Saturation compensation	on offset.	
50h	REG102FA0	7:0	Default: 0x00	Access: R/W	
(102FA0h)	PNR_TABLECCS_15_0[7:0]	7:0	PNR CCS Table, SMOOTH_EN, SMOOTH_STEP, MV_G, MV_POWNUM.		
50h	REG102FA1	7:0	Default: 0x38	Access: R/W	
(102FA1h)	PNR_TABLECCS_15_0[15:8]	7:0	See description of '102FA0h'		
51h	REG102FA2	7:0	Default: 0x00	Access: R/W	
(102FA2h)	PNR_TABLECCS_31_16[7:0]	7:0	PNR CCS Table, MV_OFFSET EV_WEIGHT_CC.	, EV_GAIN_CC,	
51h	REG102FA3	7:0	Default: 0x06	Access: R/W	
(102FA3h)	PNR_TABLECCS_31_16[15:8]	7:0	See description of '102FA2h'		
52h	REG102FA4	7:0	Default: 0x04	Access: R/W	
(102FA4h)	PNR_TABLECCS_47_32[7:0]	7:0	PNR CCS Table, PRE_WEIGH	IT_C, PRE_WEIGHT_Y.	
52h	REG102FA5	7:0	Default: 0x02	Access: R/W	
(102FA5h)	PNR_TABLECCS_47_32[15:8]	7:0	See description of '102FA4h'	:	
53h	REG102FA6	7:0	Default: 0x0F	Access: R/W	
(102FA6h)	PNR_TABLECCS_63_48[7:0]	7:0	PNR CCS Table, POST_WEIG	GHT_C, POST_WEIGHT_Y.	
53h	REG102FA7	7:0	Default: 0x01	Access: R/W	
(102FA7h)	PNR_TABLECCS_63_48[15:8]	7:0	See description of '102FA6h'		
54h	REG102FA8	7:0	Default: 0x0F	Access: R/W	
(102FA8h)	PNR_TABLECCS_79_64[7:0]	7:0	PNR CCS Table, Y_EV_WEIG	HT_Y, Y_EV_OFFSET_Y.	
54h	REG102FA9	7:0	Default: 0x08	Access: R/W	
(102FA9h)	PNR_TABLECCS_79_64[15:8]	7:0	See description of '102FA8h'.		
55h	REG102FAA	7:0	Default: 0x0F	Access: R/W	



PNR Regis	ster (Bank = 102F, Sub-k	oank =	= 05)		
Index (Absolute)	Mnemonic	Bit	Description	.0	
(102FAAh)	PNR_TABLECCS_95_80[7:0]	7:0	PNR CCS Table, Y_EV_WEIG	HT_C, Y_EV_OFFSET_C.	
	REG102FAB	7:0	Default: 0x00	Access: R/W	
(102FABh)	PNR_TABLECCS_95_80[15:8]	7:0	See description of '102FAAh'.		
56h	REG102FAC	7:0	Default: 0x02	Access: R/W	
(102FACh)	-	7:5	Reserved.		
	PNR_TABLECCS_99_96[4:0]	4:0	PNR CCS Table, EV_WEIGHT	_RC.	
5 <b>7h</b>	REG102FAE	7:0	Default: 0x00	Access: R/W	
(102FAEh)	PCCS_CORING_Y[7:0]	7:0	PCCS coring Y.		
	REG102FAF	7:0	Default: 0x0C	Access: R/W	
(102FAFh)	PCCS_CORING_C[7:0]	7:0	PCCS coring C.		
	REG102FC0	7:0	Default: 0x00	Access: R/W	
(102FC0h)	PCCS_TABLE_15_0[7:0]	7:0	PCCS Table.		
60h	REG102FC1	7:0	Default: 0x00	Access: R/W	
(102FC1h)	PCCS_TABLE_15_0[15:8]	7:0	See description of '102FC0h'		
	REG102FC2	7:0	Default: 0x00	Access: R/W	
(102FC2h)	PCCS_TABLE_31_16[7:0]	7:0	PCCS Table.		
	REG102FC3	7:0	Default: 0x00	Access: R/W	
(102FC3h)	PCCS_TABLE_31_16[15:8]	7:0	See description of '102FC2h'	•	
62h	REG102FC4	7:0	Default: 0x31	Access: R/W	
(102FC4h)	PCCS_TABLE_47_32[7:0]	7:0	PCCS Table.		
	REG102FC5	7:0	Default: 0x75	Access: R/W	
(102FC5h)	PCCS_TABLE_47_32[15:8]	7:0	See description of '102FC4h'	•	
63h	REG102FC6	7:0	Default: 0x00	Access: R/W	
(102FC6h)	PCCS_TABLE_63_48[7:0]	7:0	PCCS Table.		
63h	REG102FC7	7:0	Default: 0x00	Access: R/W	
(102FC7h)	PCCS_TABLE_63_48[15:8]	7:0	See description of '102FC6h'		
70h	REG102FE0	7:0	Default: 0x00	Access: R/W	
(102FE0h)	RESERVED_TABLE_15_0[7:0]	7:0	Reserved Table.		
	REG102FE1	7:0	Default: 0x00	Access: R/W	
(102FE1h)	RESERVED_TABLE_15_0[15:8]	7:0	See description of '102FE0h'		
71h	REG102FE2	7:0	Default: 0x00	Access: R/W	
(102FE2h)	RESERVED_TABLE_31_16[7:0]	7:0	Reserved Table.	,	
71h	REG102FE3	7:0	Default: 0x00	Access: R/W	



PNR Regi	ster (Bank = 102F, Sub-	oank :	= 05)			
Index (Absolute)	Mnemonic	Bit	Description			
(102FE3h)	RESERVED_TABLE_31_16[15:8]	7:0	See description of '102FE2h'			
72h	REG102FE4	7:0	Default: 0x00	Access: R/W		
(102FE4h)	RESERVED_TABLE_47_32[7:0]	7:0	Reserved Table.			
72h	REG102FE5	7:0	Default: 0x00	Access: R/W		
(102FE5h)	RESERVED_TABLE_47_32[15:8]	7:0	See description of '102FE4h'.			
73h	REG102FE6	7:0	Default: 0x00	Access: R/W		
(102FE6h)	RESERVED_TABLE_63_48[7:0]	7:0	Reserved Table.			
73h	REG102FE7	7:0	Default: 0x00	Access: R/W		
(102FE7h)	RESERVED_TABLE_63_48[15:8]	7:0	See description of '102FE6h'	:		
74h	REG102FE8	7:0	Default: 0x04	Access: R/W		
(102FE8h)	-	7:3	Reserved.			
	PCCS_YEV_SEL	2	New PCCS YEV method enable.			
	BLEND_LPF_TURN_OFF	1	Turn off PCCS blend LPF.			
	MEDIAN_TURN_OFF	0	Turn off PCCS 5tap median f	ilter.		

# DNR Register (Bank = 102F, Sub-bank = 06)

<b>DNR Regis</b>	DNR Register (Bank = 102F, Sub-bank = 06)					
Index (Absolute)	Mnemonic	Bit	Description			
21h	REG102F42	7:0	Default: 0x00	Access: R/W		
(102F42h)		7:5	Reserved.			
	F2_MR_SOURCE_NRY	4	F2 Motion Source Cur S	elect.		
			0: Cur after NR.			
			1: Cur non-NR.			
	-	3:2	Reserved.			
	F2_DNR_CORE_EN	1	F2 DNR CORE FUNCTIO	N enable.		
	F2_DNR_EN	0	F2 DNR ALL (PRESNR +	MED+ CORE) FUNCTION		
			enable.			
21h	REG102F43	7:0	Default: 0x00	Access: R/W		
(102F43h)	F2_LUT_SOURCE_C[1:0]	7:6	F2 DNR Table C source	select.		
			x1: From Y-diff.			
			10: From MED.			
			00: From C-diff.			
	F2_LUT_SOURCE_Y[1:0]	5:4	F2 DNR Table Y source	select.		



DNR Register (Bank = 102F, Sub-bank = 06)				
Index (Absolute)	Mnemonic	Bit	Description	
			x1: From C-diff. 10: From MED. 00: From Y-diff.	
	F2_DNR_TABLEC_LSB_EN	3	F2 DNR Table C LSB Mapping enable.	
	F2_DNR_TABLEY_LSB_EN	2	F2 DNR Table Y LSB Mapping enable.	
	F2_NR_TABLE_SEL_C	1	F2 DNR Table C Mapping Select.  0: non-linear.  1: linear.	
	F2_NR_TABLE_SEL_Y	0	F2 DNR Table Y Mapping Select.  0: non-linear.  1: linear.	
22h	REG102F44	7:0	Default: 0x00 Access: R/W	
(102F44h)	- 60	7:4	Reserved.	
	F2_SNR_PATCH_DITH_EN	3	F2_SNR_PATCH_DITH_ENABLE.	
	F2_SNR_PATCH_EN	2	F2_SNR_PATCH_ENABLE.	
	F2_SNR_MD_MODE_EN	1	F2 SNR Motion Mode enable.	
	F2_SNR_EN	0	F2 SNR FUNCTION enable.	
22h		7:0	Default: - Access: -	
(102F45h)		7:0	Reserved.	
23h	REG102F46	7:0	Default: 0x00 Access: R/W	
(102F46h)	- 0	7:5	Reserved.	
	DNR_PIX_DITH_EN	4	DNR_PIX_DITH_EN.	
	DNR_LUM_EN	3	DNR_LUM_EN.	
	DNR_MR_EXTRA_EN	2	DNR_MR_EXTRA_EN.	
	DNR_POST_TUNE_EN[1:0]	1:0	DNR_POST_TUNE_EN [0]:Y_EN [1]:C_EN.	
23h ~ 24h	-	7:0	Default: - Access: -	
(102F47h ~ 102F49h)	-	7:0	Reserved.	
25h	REG102F4A	7:0	Default: 0x00 Access: R/W	
(102F4Ah)	-	7:6	Reserved.	
	F2_NR_ROUND_BIT_C	5	Set C_ROUND described as above.	
	F2_NR_ROUND_BIT_Y	4	Set Y_ROUND described as above.	
	F2_ROUND_MODE_C[1:0]	3:2	F2 DNR C blend rounding select. 00: Add {C_ROUND,0}. 01: Add {dither,0}.	



<b>DNR Regis</b>	ter (Bank = 102F, Sub-bank	= 06	)	
Index (Absolute)	Mnemonic	Bit	Description	٠,٥
			10: Add frame-base ditl 11: Add {dither[1:0]}.	ner.
	F2_ROUND_MODE_Y[1:0]	1:0	F2 DNR Y blend roundir 00: Add {Y_ROUND,0}. 01: Add {dither,0}. 10: Add frame-base ditl 11: Add {dither[1:0]}.	C,
25h	-	7:0	Default: -	Access: -
(102F4Bh)	-	7:0	Reserved.	T
26h	REG102F4C	7:0	Default: 0x00	Access: R/W
(102F4Ch)	-	7:4	Reserved.	
	F2_MAX_MOT_ENABLE_C	3	F2_MAX_MOT_ENABLE_C.	
	F2_MAX_MOT_ENABLE_Y	2	F2_MAX_MOT_ENABLE_Y.	
	F2_DNR_FILTER_EN_C	1	F2_DNR_FILTER_EN_C.	
	F2_DNR_FILTER_EN_Y	0	F2_DNR_FILTER_EN_Y	
26h	- (7)	7:0	Default: -	Access: -
(102F4Dh)		7:0	Reserved.	
27h	REG102F4E	7:0	Default: 0x00	Access: R/W
(102F4Eh)	F2_DNR_FILTER_DIV0_C[2:0]	7:5	F2_DNR_FILTER_DIV0_	_C.
	F2_DNR_FILTER_DIV0_Y[2:0]	4:2	F2_DNR_FILTER_DIV0_	_Y.
	F2_DNR_FILTER_SIGN_C	1	F2_DNR_FILTER_SIGN_	_C.
	F2_DNR_FILTER_SIGN_Y	0	F2_DNR_FILTER_SIGN_	_Y.
27h	REG102F4F	7:0	Default: 0x00	Access: R/W
(102F4Fh)	F2_DNR_FILTER_MODE_C[1:0]	7:6	F2_DNR_FILTER_MODE	<u>-</u> C.
	F2_DNR_FILTER_MODE_Y[1:0]	5:4	F2_DNR_FILTER_MODE	Ξ_Y.
	F2_DNR_FILTER_DIV1_C[1:0]	3:2	F2_DNR_FILTER_DIV1_	_C.
	F2_DNR_FILTER_DIV1_Y[1:0]	1:0	F2_DNR_FILTER_DIV1_	_Y.
28h ~ 2Ah	-	7:0	Default: -	Access: -
(102F50h ~ 102F55h)	-	7:0	Reserved.	
2Bh	REG102F56	7:0	Default: 0x08	Access: R/W
(102F56h)	F2_SHARP_LEVEL[7:0]	7:0	F2 SNR sharpness level	
2Bh	REG102F57	7:0	Default: 0x07	Access: R/W
(102F57h)	-	7:4	Reserved.	



DNR Regis	DNR Register (Bank = 102F, Sub-bank = 06)					
Index (Absolute)	Mnemonic	Bit	Description	·C		
	F2_POW_NUM[3:0]	3:0	F2 SNR power number.			
2Ch	REG102F58	7:0	Default: 0x00	Access: R/W		
(102F58h)	-	7:3	Reserved.			
	F2_SNR_MDIFF_WT[2:0]	2:0	F2 MED motion differen	t shift.		
2Ch	-	7:0	Default: -	Access: -		
(102F59h)	-	7:0	Reserved.			
2Dh	REG102F5A	7:0	Default: 0x80	Access: R/W		
(102F5Ah)	DNR_Y_MR_MUL[3:0]	7:4	MR MUL.			
	-	3	Reserved.			
	DNR_Y_MR_OFFSET[2:0]	2:0	2's complement MR OFI	FSET.		
2Dh	REG102F5B	7:0	Default: 0x00	Access: R/W		
(102F5Bh)		7:4	Reserved.			
	DNR_Y_MR_RSH[3:0]	3:0	MR Right Shift.			
2Eh ~ 3Fh	- 4 5	7:0	Default: -	Access: -		
(102F5Ch ~ 102F7Fh)	XO,	7:0	Reserved.			
40h	REG102F80	7:0	Default: 0xBD	Access: R/W		
(102F80h)	DNR_TABLEY_0[7:0]	7:0	DNR TABLEY_0.			
40h	REG102F81	7:0	Default: 0x79	Access: R/W		
(102F81h)	DNR_TABLEY_0[15:8]	7:0	See description of '102F	<sup>-</sup> 80h'.		
41h	REG102F82	7:0	Default: 0x56	Access: R/W		
(102F82h)	DNR_TABLEY_1[7:0]	7:0	DNR TABLEY_1.			
41h	REG102F83	7:0	Default: 0x34	Access: R/W		
(102F83h)	DNR_TABLEY_1[15:8]	7:0	See description of '102F	- 82h'.		
42h	REG102F84	7:0	Default: 0x12	Access: R/W		
(102F84h)	DNR_TABLEY_2[7:0]	7:0	DNR TABLEY_2.			
42h	REG102F85	7:0	Default: 0x00	Access: R/W		
(102F85h)	DNR_TABLEY_2[15:8]	7:0	See description of '102F			
43h	REG102F86	7:0	Default: 0x00	Access: R/W		
(102F86h)	DNR_TABLEY_3[7:0]	7:0	DNR TABLEY_3.			
43h	REG102F87	7:0	Default: 0x00	Access: R/W		
(102F87h)	DNR_TABLEY_3[15:8]	7:0	See description of '102F			
44h	REG102F88	7:0	Default: 0xBD	Access: R/W		



	ster (Bank = 102F, Sub-bank	= 06	
Index (Absolute)	Mnemonic	Bit	Description
(102F88h)	DNR_TABLEC_0[7:0]	7:0	DNR TABLEC_0.
44h	REG102F89	7:0	Default: 0x79 Access: R/W
(102F89h)	DNR_TABLEC_0[15:8]	7:0	See description of '102F88h'
45h	REG102F8A	7:0	Default: 0x56 Access: R/W
(102F8Ah)	DNR_TABLEC_1[7:0]	7:0	DNR TABLEC_1.
45h	REG102F8B	7:0	Default: 0x34 Access: R/W
(102F8Bh)	DNR_TABLEC_1[15:8]	7:0	See description of '102F8Ah'.
46h	REG102F8C	7:0	Default: 0x12 Access: R/W
(102F8Ch)	DNR_TABLEC_2[7:0]	7:0	DNR TABLEC_2.
46h	REG102F8D	7:0	Default: 0x00 Access: R/W
(102F8Dh)	DNR_TABLEC_2[15:8]	7:0	See description of '102F8Ch'.
47h	REG102F8E	7:0	Default: 0x00 Access: R/W
(102F8Eh)	DNR_TABLEC_3[7:0]	7:0	DNR TABLEC_3.
47h	REG102F8F	7:0	Default: 0x00 Access: R/W
(102F8Fh)	DNR_TABLEC_3[15:8]	7:0	See description of '102F8Eh'.
48h	REG102F90	7:0	Default: 0x70 Access: R/W
(102F90h)	DNR_TABLEY_LSB[7:0]	7:0	DNR TABLEY_LSB.
48h	REG102F91	7:0	Default: 0x07 Access: R/W
(102F91h)	- ~ ~ ~	7:4	Reserved.
	DNR_TABLEY_LSB[11:8]	3:0	See description of '102F90h'.
49h	REG102F92	7:0	Default: 0x70 Access: R/W
(102F92h)	DNR_TABLEC_LSB[7:0]	7:0	DNR TABLEC_LSB.
49h	REG102F93	7:0	Default: 0x07 Access: R/W
(102F93h)	-	7:4	Reserved.
	DNR_TABLEC_LSB[11:8]	3:0	See description of '102F92h'.
4Ch	REG102F98	7:0	Default: 0x70 Access: R/W
(102F98h)	DNR_TABLE_LUMFAC_0[7:0]	7:0	DNR TABLE_LUM_0.
4Ch	REG102F99	7:0	Default: 0x07 Access: R/W
(102F99h)	DNR_TABLE_LUMFAC_0[15:8]	7:0	See description of '102F98h'.
4Dh	REG102F9A	7:0	Default: 0x70 Access: R/W
(102F9Ah)	DNR_TABLE_LUMFAC_1[7:0]	7:0	DNR TABLE_LUM_0.
4Dh	REG102F9B	7:0	Default: 0x07 Access: R/W
(102F9Bh)	DNR_TABLE_LUMFAC_1[15:8]	7:0	See description of '102F9Ah'.



DNR Register (Bank = 102F, Sub-bank = 06)					
Index (Absolute)	Mnemonic	Bit	Description	<b>\C</b>	
4Eh	REG102F9C	7:0	Default: 0x70	Access: R/W	
(102F9Ch)	DNR_TABLE_LUMFAC_2[7:0]	7:0	DNR TABLE_LUM_0.		
4Eh	REG102F9D	7:0	Default: 0x07	Access: R/W	
(102F9Dh)	DNR_TABLE_LUMFAC_2[15:8]	7:0	See description of '102F	9Ch'.	
4Fh	REG102F9E	7:0	Default: 0x70	Access: R/W	
(102F9Eh)	DNR_TABLE_LUMFAC_3[7:0]	7:0	DNR TABLE_LUM_0.		
4Fh	REG102F9F	7:0	Default: 0x07	Access: R/W	
(102F9Fh)	DNR_TABLE_LUMFAC_3[15:8]	7:0	See description of '102F	9Eh'.	
68h	REG102FD0	7:0	Default: 0x80	Access: R/W	
(102FD0h)	DNR_COMPLEX_TH[3:0]	7:4	DNR_COMPLEX_TH.	4	
	DNR_STEADY_TH[3:0]	3:0	Steady Threshold.		
68h	REG102FD1	7:0	Default: 0x00	Access: R/W	
(102FD1h)	- O ~ X	7:4	Reserved.		
	DNR_WEIGHT_OFFSET[3:0]	3:0	DNR_WEIGHT_OFFSET		
69h	- 00,	7:0	Default: -	Access: -	
(102FD2h ~ 102FD3h)	500	7:0	Reserved.		
6Ah	REG102FD4	7:0	Default: 0x20	Access: R/W	
(102FD4h)	DNR_STEADY_TABLE[7:0]	7:0	Steady Threshold LUT.		
6Ah	REG102FD5	7:0	Default: 0xFE	Access: R/W	
(102FD5h)	DNR_STEADY_TABLE[15:8]	7:0	See description of '102F	D4h'.	
6Bh	REG102FD6	7:0	Default: -	Access: RO	
(102FD6h)	STATUS_TOTAL_STEADY_CNT[7:0]	7:0	Total Steady Count.		
6Bh	REG102FD7	7:0	Default: -	Access: RO	
(102FD7h)	STATUS_TOTAL_STEADY_CNT[15:8]	7:0	See description of '102F	D6h'.	
6Ch	REG102FD8	7:0	Default: -	Access: RO	
(102FD8h)	STATUS_TOTAL_MEAN_CUR[7:0]	7:0	Total current pix mean.		
6Ch	REG102FD9	7:0	Default: -	Access: RO	
(102FD9h)	STATUS_TOTAL_MEAN_CUR[15:8]	7:0	See description of '102F	D8h'.	
6Dh	REG102FDA	7:0	Default: -	Access: RO	
(102FDAh)	STATUS_TOTAL_MEAN_MOT[7:0]	7:0	Total motion mean.		
6Dh	REG102FDB	7:0	Default: -	Access: RO	
(102FDBh)	STATUS_TOTAL_MEAN_MOT[15:8]	7:0	See description of '102F	DAh'.	



DNR Regis	DNR Register (Bank = 102F, Sub-bank = 06)			
Index (Absolute)	Mnemonic	Bit	Description	<b>\C</b>
6Eh	REG102FDC	7:0	Default: -	Access: RO
(102FDCh)	STATUS_TOTAL_STD_CUR[7:0]	7:0	Total current pix Deviat	ion.
6Eh	REG102FDD	7:0	Default: -	Access: RO
(102FDDh)	STATUS_TOTAL_STD_CUR[15:8]	7:0	See description of '102F	-DCh'.
6Fh	REG102FDE	7:0	Default: -	Access: RO
(102FDEh)	STATUS_TOTAL_STD_MOT[7:0]	7:0	Total motion Deviation.	
6Fh	REG102FDF	7:0	Default: -	Access: RO
(102FDFh)	STATUS_TOTAL_STD_MOT[15:8]	7:0	See description of '102F	DEh'.
70h ~ 7Bh	- (1	7:0	Default: -	Access: -
(102FE0h ~ 102FF7h)	-	7:0	Reserved.	

## DNR2 Register (Bank = 102F, Sub-Bank = 07)

DNR2 Reg	gister (Bank = 102F, Su	ıb-Bar	nk = 07)	O,
Index (Absolute)	Mnemonic	Bit	Description	
10h	REG102F20	7:0	Default: 0x00	Access: R/W
(102F20h)		7:5	Reserved.	
	COLOR_DNR_GAIN_0[4:0]	4:0	COLOR_DNR_GAIN_0.	
10h	REG102F21	7:0	Default: 0x00	Access: R/W
(102F21h)	- ( )	7:5	Reserved.	
	COLOR_DNR_GAIN_1[4:0]	4:0	COLOR_DNR_GAIN_1.	
11h	REG102F22	7:0	Default: 0x00	Access: R/W
(102F22h)	-	7:5	Reserved.	
	COLOR_DNR_GAIN_2[4:0]	4:0	COLOR_DNR_GAIN_2.	
11h	REG102F23	7:0	Default: 0x00	Access: R/W
(102F23h)	-	7:5	Reserved.	
	COLOR_DNR_GAIN_3[4:0]	4:0	COLOR_DNR_GAIN_3.	
12h	REG102F24	7:0	Default: 0x00	Access: R/W
(102F24h)	-	7:5	Reserved.	
	COLOR_DNR_GAIN_4[4:0]	4:0	COLOR_DNR_GAIN_4.	
12h	REG102F25	7:0	Default: 0x00	Access: R/W
(102F25h)	-	7:5	Reserved.	



Index	Mnemonic	Di+	Description
(Absolute)	Minemonic	Bit	Description
	COLOR_DNR_GAIN_5[4:0]	4:0	COLOR_DNR_GAIN_5.
13h	REG102F26	7:0	Default: 0x00 Access: R/W
(102F26h)	-	7:5	Reserved.
	COLOR_DNR_GAIN_6[4:0]	4:0	COLOR_DNR_GAIN_6.
13h	REG102F27	7:0	Default: 0x00 Access: R/W
(102F27h)	-	7:5	Reserved.
	COLOR_DNR_GAIN_7[4:0]	4:0	COLOR_DNR_GAIN_7.
14h	REG102F28	7:0	Default: 0x00 Access: R/W
(102F28h)	-	7:5	Reserved.
	COLOR_SNR_GAIN_0[4:0]	4:0	COLOR_SNR_GAIN_0.
14h	REG102F29	7:0	Default: 0x00 Access: R/W
(102F29h)	- 7:5		Reserved.
	COLOR_SNR_GAIN_1[4:0]	4:0	COLOR_SNR_GAIN_1.
15h	REG102F2A	7:0	Default: 0x00 Access: R/W
(102F2Ah)	- \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	7:5	Reserved.
	COLOR_SNR_GAIN_2[4:0]	4:0	COLOR_SNR_GAIN_2.
15h	REG102F2B	7:0	Default: 0x00 Access: R/W
(102F2Bh)	7, 1/,	7:5	Reserved.
·	COLOR_SNR_GAIN_3[4:0]	4:0	COLOR_SNR_GAIN_3.
16h	REG102F2C	7:0	Default: 0x00 Access: R/W
(102F2Ch)	-	7:5	Reserved.
•	COLOR_SNR_GAIN_4[4:0]	4:0	COLOR_SNR_GAIN_4.
16h	REG102F2D	7:0	Default: 0x00 Access: R/W
(102F2Dh)	-	7:5	Reserved.
	COLOR_SNR_GAIN_5[4:0]	4:0	COLOR_SNR_GAIN_5.
17h	REG102F2E	7:0	Default: 0x00 Access: R/W
(102F2Eh)	-	7:5	Reserved.
	COLOR_SNR_GAIN_6[4:0]	4:0	COLOR_SNR_GAIN_6.
17h	REG102F2F	7:0	Default: 0x00 Access: R/W
(102F2Fh)	-	7:5	Reserved.
	COLOR_SNR_GAIN_7[4:0]	4:0	COLOR_SNR_GAIN_7.



FILM Register (Bank = 102F, Sub-bank = 0A)

FILM Reg	ister (Bank = 102F, Su	ub-bar	nk = 0A)	
Index (Absolute)	Mnemonic	Bit	Description	
10h	REG102F21	7:0	Default: 0x0C Ac	ccess: R/W
(102F21h)	FILM32_EN_F2	7	F2 32 film mode enable.	*
	FILM22_EN_F2	6	F2 22 film mode enable.	
	-	5:4	Reserved.	2
	PRE32_F2	3	F2 pre32.	
	PRE32_F1	2	F1 pre32.	
	-	1:0	Reserved.	
11h ~ 7Fh	-	7:0	Default: - Ad	ccess: -
(102F22h	-	7:0	Reserved.	
~ 102FFFh)				14



#### SNR Register (Bank = 102F, Sub-bank = 0C)

SNR Regis	SNR Register (Bank = 102F, Sub-bank = 0C)			
Index (Absolute)	Mnemonic	Bit	Description	
10h	REG102F20	7:0	Default: 0x06	Access: R/W
(102F20h)	DBK_TEST_EN	7	De-blocking test mode.	X
	-	6:3	Reserved.	
	DBK_EN_V_F2	2	Vertical de-blocking en	able F2.
	DBK_EN_H_F2	1	Horizontal de-blocking	enable F2.
	DBK_EN_F2	0	De-blocking enable F2.	
10h	REG102F21	7:0	Default: 0x30	Access: R/W
(102F21h)	DBK_STD_LOW_THRD[7:0]	7:0	De-blocking active thre	shold.
11h	REG102F22	7:0	Default: 0x0F	Access: R/W
(102F22h)	DBK_ALPHA_STEP[2:0]	7:5	De-blocking alpha step	. 11
		4	Reserved.	
	DBK_STRENGTH_GAIN_F2[3:0]	3:0	De-blocking strength F	2 (.xxxx).
11h	REG102F23	7:0	Default: 0x00	Access: R/W
(102F23h)	- 🗸 ( ) , , , , , , , , , , , , , , , , , ,	7:5	Reserved.	
	DBK_MOTION_RATIO_EN_F2	4	De-blocking motion rat	io enable F2.
	13 10 6	3:0	Reserved.	
14h	REG102F28	7:0	Default: 0xEF	Access: R/W
(102F28h)	DBK_TABLE_01[7:0]	7:0	De-blocking LUT_01.	
14h	REG102F29	7:0	Default: 0xCD	Access: R/W
(102F29h)	DBK_TABLE_23[7:0]	7:0	De-blocking LUT_23.	
15h	REG102F2A	7:0	Default: 0xAB	Access: R/W
(102F2Ah)	DBK_TABLE_45[7:0]	7:0	De-blocking LUT_45.	
15h	REG102F2B	7:0	Default: 0x89	Access: R/W
(102F2Bh)	DBK_TABLE_67[7:0]	7:0	De-blocking LUT_67.	
16h	REG102F2C	7:0	Default: 0x67	Access: R/W
(102F2Ch)	DBK_TABLE_89[7:0]	7:0	De-blocking LUT_89.	
16h	REG102F2D	7:0	Default: 0x45	Access: R/W
(102F2Dh)	DBK_TABLE_AB[7:0]	7:0	De-blocking LUT_AB.	
17h	REG102F2E	7:0	Default: 0x23	Access: R/W
(102F2Eh)	DBK_TABLE_CD[7:0]	7:0	De-blocking LUT_CD.	
17h	REG102F2F	7:0	Default: 0x01	Access: R/W
(102F2Fh)	DBK_TABLE_EF[7:0]	7:0	De-blocking LUT_EF.	



SNR Regis	ter (Bank = 102F, Sub-banl	< = 0C	)	
Index (Absolute)	Mnemonic	Bit	Description	·.C
18h	REG102F30	7:0	Default: 0x00	Access: R/W
(102F30h)	DBK_H_INIT_1_F2[7:0]	7:0	De-blocking H counter i	initial value[7:0] F2.
18h	REG102F31	7:0	Default: 0x00	Access: R/W
(102F31h)	DBK_H_INIT_2_F2[7:0]	7:0	De-blocking H counter i	initial value[15:8] F2.
19h	REG102F32	7:0	Default: 0x00	Access: R/W
(102F32h)	-	7:4	Reserved.	
	DBK_H_INIT_3_F2[3:0]	3:0	De-blocking H counter i	initial value[19:16] F2.
19h	REG102F33	7:0	Default: 0x00	Access: R/W
(102F33h)	-	7:5	Reserved.	
	DBK_H_INIT_4_F2[4:0]	4:0	De-blocking H counter i	initial value[24:20] F2.
1Ah	REG102F34	7:0	Default: 0x00	Access: R/W
(102F34h)	DBK_V_INIT_1_F2[7:0]	7:0	De-blocking V counter i	nitial value[7:0] F2.
1Ah	REG102F35	7:0	Default: 0x00	Access: R/W
(102F35h)	DBK_V_INIT_2_F2[7:0]	7:0	De-blocking V counter i	nitial value[15:8] F2.
1Bh	REG102F36	7:0	Default: 0x00	Access: R/W
(102F36h)		7:4	Reserved.	
	DBK_V_INIT_3_F2[3:0]	3:0	De-blocking V counter initial value[19:16] F2.	
1Bh	REG102F37	7:0	Default: 0x00	Access: R/W
(102F37h)	- ~ /	7:5	Reserved.	
	DBK_V_INIT_4_F2[4:0]	4:0	De-blocking V counter i	nitial value[24:20] F2.
1Ch	REG102F38	7:0	Default: 0x00	Access: R/W
(102F38h)	DBK_H_RATIO_1_F2[7:0]	7:0	De-blocking H counter i	ratio[7:0] F2.
1Ch	REG102F39	7:0	Default: 0x00	Access: R/W
(102F39h)	DBK_H_RATIO_2_F2[7:0]	7:0	De-blocking H counter i	ratio[15:8] F2.
1Dh	REG102F3A	7:0	Default: 0x00	Access: R/W
(102F3Ah)	-	7:4	Reserved.	
	DBK_H_RATIO_3_F2[3:0]	3:0	De-blocking H counter ratio[19:16] F2.	
1Dh	REG102F3B	7:0	Default: 0x01	Access: R/W
(102F3Bh)		7:5	Reserved.	
	DBK_H_RATIO_4_F2[4:0]	4:0	De-blocking H counter i	ratio[24:20] F2.
1Eh	REG102F3C	7:0	Default: 0x00	Access: R/W
(102F3Ch)	DBK_V_RATIO_1_F2[7:0]	7:0	De-blocking V counter r	ratio[7:0] F2.
1Eh	REG102F3D	7:0	Default: 0x00	Access: R/W



SNR Regis	ter (Bank = 102F, Sub-bank	< = 0C	)
Index (Absolute)	Mnemonic	Bit	Description
(102F3Dh)	DBK_V_RATIO_2_F2[7:0]	7:0	De-blocking V counter ratio[15:8] F2.
1Fh	REG102F3E	7:0	Default: 0x00 Access: R/W
(102F3Eh)	-	7:4	Reserved.
	DBK_V_RATIO_3_F2[3:0]	3:0	De-blocking V counter ratio[19:16] F2.
1Fh	REG102F3F	7:0	Default: 0x01 Access: R/W
(102F3Fh)	-	7:5	Reserved.
	DBK_V_RATIO_4_F2[4:0]	4:0	De-blocking V counter ratio[24:20] F2.
28h	REG102F50	7:0	Default: 0x08 Access: R/W
(102F50h)	-	7:5	Reserved.
	DBK_H_BLOCK_WIDTH_F2[4:0]	4:0	H block width F2.
28h	REG102F51	7:0	Default: 0x08 Access: R/W
(102F51h)	. (0)	7:5	Reserved.
	DBK_V_BLOCK_WIDTH_F2[4:0]	4:0	V block width F2.
29h	REG102F52	7:0	Default: 0x06 Access: R/W
(102F52h)	- ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~	7:5	Reserved.
	DBK_H_BOUNDARY_LEFT_F2[4:0]	4:0	H block left boundary F2.
29h	REG102F53	7:0	Default: 0x00 Access: R/W
(102F53h)	7, V()	7:5	Reserved.
	DBK_H_BOUNDARY_RIGHT_F2[4:0]	4:0	H block right boundary F2.
2Ah	REG102F54	7:0	Default: 0x06 Access: R/W
(102F54h)	$\mathcal{O}$	7:5	Reserved.
	DBK_V_BOUNDARY_UP_F2[4:0]	4:0	V block up boundary F2.
2Ah	REG102F55	7:0	Default: 0x00 Access: R/W
(102F55h)	-	7:5	Reserved.
	DBK_V_BOUNDARY_DOWN_F2[4:0	4:0	V block down boundary F2.
30h	REG102F60	7:0	Default: 0x00 Access: R/W
(102F60h)	-	7:3	Reserved.
	SNR_STD_MOTION_RATIO_EN_F2	2	De-blocking and SNR active threshold motion ratio enable F2.
	SNR_MOTION_RATIO_EN_F2	1	SNR motion ratio enable F2.
	SNR_EN_F2	0	SNR enable F2.



SNR Regis	ter (Bank = 102F, Sub-bank	< = <b>0</b> 0		
Index (Absolute)	Mnemonic	Bit	Description	·.C
30h	REG102F61	7:0	Default: 0x0A	Access: R/W
(102F61h)	SNR_STD_LOW_THRD[7:0]	7:0	SNR active threshold.	
31h	REG102F62	7:0	Default: 0x48	Access: R/W
(102F62h)	SNR_ALPHA_STEP[2:0]	7:5	SNR alpha step.	
	-	4	Reserved.	
	SNR_STRENGTH_GAIN_F2[3:0]	3:0	SNR strength F2.	
34h	REG102F68	7:0	Default: 0xCF	Access: R/W
(102F68h)	SNR_TABLE_01[7:0]	7:0	SNR LUT_01.	
34h	REG102F69	7:0	Default: 0x69	Access: R/W
(102F69h)	SNR_TABLE_23[7:0]	7:0	SNR LUT_23.	4
35h	REG102F6A	7:0	Default: 0x24	Access: R/W
(102F6Ah)	SNR_TABLE_45[7:0]	7:0	SNR LUT_45.	
35h	REG102F6B	7:0	Default: 0x01	Access: R/W
(102F6Bh)	SNR_TABLE_67[7:0]	7:0	SNR LUT_67.	
36h	REG102F6C	7:0	Default: 0x00	Access: R/W
(102F6Ch)	SNR_TABLE_89[7:0]	7:0	SNR LUT_89.	
36h	REG102F6D	7:0	Default: 0x00	Access: R/W
(102F6Dh)	SNR_TABLE_AB[7:0]	7:0	SNR LUT_AB.	
37h	REG102F6E	7:0	Default: 0x00	Access: R/W
(102F6Eh)	SNR_TABLE_CD[7:0]	7:0	SNR LUT_CD.	
37h	REG102F6F	7:0	Default: 0x00	Access: R/W
(102F6Fh)	SNR_TABLE_EF[7:0]	7:0	SNR LUT_EF.	
38h	REG102F70	7:0	Default: 0x62	Access: R/W
(102F70h)	DBK_CORING_STEP_F2[1:0]	7:6	De-blocking blockiness	coring step F2.
	DBK_DEC_STEP_F2[1:0]	5:4	De-blocking decrease s	tep in new mode F2.
	-	3:2	Reserved.	
	DBK_CORING_EN_F2	1	De-blocking blockiness	coring enable F2.
	DBK_DEC_MODE_EN_F2	0	De-blocking new mode	enable F2.
39h	REG102F72	7:0	Default: 0x09	Access: R/W
(102F72h)	-	7:5	Reserved.	
	DBK_BKN_INTERVAL_LEFT_ F2[4:0]	4:0	De-blocking blockiness Location from 2 to 20.	left interval F2.
39h	REG102F73	7:0	Default: 0x07	Access: R/W



Index	Mnemonic	Bit	Description	
(Absolute)		1	Decemperation (	*.C
(102F73h)	-	7:5	Reserved.	
	DBK_BKN_INTERVAL_RIGHT_	4:0	De-blocking blockiness	right interval F2.
	F2[4:0]		Location from 2 to 20.	
3Ah	REG102F74	7:0	Default: 0x57	Access: R/W
(102F74h)	-	7	Reserved.	
	DBK_BKN_INTERVAL_IIR_ALPHA_	6:4	De-blocking blockiness	interval IIR alpha initial
	INI_F2[2:0]		boundary strength F2.	
	-	3	Reserved.	
	DBK_BKN_INTERVAL_IIR_ALPHA_	2:0	De-blocking blockiness	interval IIR alpha strengt
	F2[2:0]		F2.	
3Dh	REG102F7A	7:0	Default: 0x0A	Access: R/W
(102F7Ah)	DBK_CORING_THRD_F2[7:0]	<b>7:0</b>	De-blocking blockiness	coring low threshold F2.
40h	REG102F80	7:0	Default: 0x47	Access: R/W
(102F80h)		7	Reserved.	
	DBK_BLOCKINESS_INTERVAL_	6	De-blocking blockiness	interval IIR enable F2.
	IIR_EN_F2		(2)	
	DBK_BLOCKINESS_PIXEL_EN_F2	5	De-blocking blockiness	pixel active enable F2.
	13 VO C	4	Reserved.	
	DBK_COARSE_STEP_F2[1:0]	3:2	De-blocking coarse det	ect step F2.
	DBK_BK_PULSE_FILTER_EN_F2	1	De-blocking blockiness	pulse filter enable F2.
	DBK_BLOCKINESS_EN_F2	0	De-blocking blockiness	detect enable F2.
40h	REG102F81	7:0	Default: 0x03	Access: R/W
(102F81h)	DBK_COARSE_LOW_THRD_F2[7:0]	7:0	De-blocking coarse act	ive threshold F2.
41h	REG102F82	7:0	Default: 0x42	Access: R/W
(102F82h)	-	7	Reserved.	
	DBK_BLOCKINESS_IIR_GAIN_ F2[2:0]	6:4	De-blocking blockiness	IIR gain F2.
	-	3	Reserved.	
	DBK_SIDE_STEP_F2[1:0]	2:1	De-blocking side detec	t step F2.
	-	0	Reserved.	p
41h	REG102F83	7:0	Default: 0x00	Access: R/W
(102F83h)	DBK_SIDE_LOW_THRD_F2[7:0]	7:0	De-blocking side active	
42h	REG102F84	7:0	Default: 0x12	Access: R/W
(102F84h)		7:6	Reserved.	1



SNR Regis	ter (Bank = 102F, Sub-bank	κ = <b>0</b> C	)	
Index (Absolute)	Mnemonic	Bit	Description	<b>\C</b>
	DBK_BLOCKINESS_STEP_F2[1:0]	5:4	De-blocking blockiness	strength step F2.
	-	3	Reserved.	
	DBK_BK_PULSE_FILTER_F2[2:0]	2:0	De-blocking blockiness 0: [-1 -1 4 -1 -1]/2. 1: [-2 -2 4 -2 -2]/2. 2: [-2 0 4 0 -2]/2. 3: [-1 0 4 0 -1]/2. 4: [-2 0 0 4 0 0 -2]/2. 5: [-2 0 0 4 0 0 -2].	pulse filter F2.
42h	REG102F85	7:0	Default: 0x04	Access: R/W
(102F85h)	-	7:4	Reserved.	<u>.</u>
	DBK_BK_REF_STEP_RIGHT_F2[1:0	3:2	De-blocking blockiness 0: No reference. 1: One more right pixel 2: Two more right pixel	
	DBK_BK_REF_STEP_LEFT_F2[1:0]	1:0	De-blocking blockiness  0: No reference.  1: One more left pixel r  2: Two more left pixel r	reference.
45h	REG102F8A	7:0	Default: 0x18	Access: R/W
(102F8Ah)		7:5	Reserved.	
	DBK_ALPHA_MAX[4:0]	4:0	De-blocking alpha maxi	mum value.
51h	REG102FA2	7:0	Default: 0x00	Access: R/W
(102FA2h)	<i>O</i> *	7:1	Reserved.	
	SNR_MR_LPF_EN_F2	<b>)</b> 0	De-blocking and SNR menable F2 (LPF is 3x3 n	notion ratio low pass filter nask).
58h	REG102FB0	7:0	Default: 0x10	Access: R/W
(102FB0h)	SNR_STD_LOW_MOTION_TABLE01[7:0]	7:0	De-blocking and SNR ad LUT_01.	ctive threshold motion ratio
58h	REG102FB1	7:0	Default: 0x32	Access: R/W
(102FB1h)	SNR_STD_LOW_MOTION_TABLE _23[7:0]	7:0	De-blocking and SNR ad LUT_23.	ctive threshold motion ratio
59h	REG102FB2	7:0	Default: 0x54	Access: R/W
(102FB2h)	SNR_STD_LOW_MOTION_TABLE _45[7:0]	7:0	De-blocking and SNR ac LUT_45.	ctive threshold motion ratio
59h	REG102FB3	7:0	Default: 0x76	Access: R/W



SNR Regis	ter (Bank = 102F, Sub-bank	< = 0C	)	
Index (Absolute)	Mnemonic	Bit	Description	·.C
(102FB3h)	SNR_STD_LOW_MOTION_TABLE _67[7:0]	7:0	De-blocking and SNR ac LUT_67.	ctive threshold motion ratio
5Ah	REG102FB4	7:0	Default: 0x98	Access: R/W
(102FB4h)	SNR_STD_LOW_MOTION_TABLE89[7:0]	7:0	De-blocking and SNR ac LUT_89.	ctive threshold motion ratio
5Ah	REG102FB5	7:0	Default: 0xBA	Access: R/W
(102FB5h)	SNR_STD_LOW_MOTION_TABLEAB[7:0]	7:0	De-blocking and SNR actural LUT_AB.	tive threshold motion ratio
5Bh	REG102FB6	7:0	Default: 0xDC	Access: R/W
(102FB6h)	SNR_STD_LOW_MOTION_TABLECD[7:0]	7:0	De-blocking and SNR ac	ctive threshold motion ratio
5Bh	REG102FB7	7:0	Default: 0xFE	Access: R/W
(102FB7h)	SNR_STD_LOW_MOTION_TABLE _EF[7:0]	7:0	De-blocking and SNR acturates LUT_EF.	ctive threshold motion ratio
5Ch	REG102FB8	7:0	Default: 0x10	Access: R/W
(102FB8h)	SNR_MOTION_TABLE_01[7:0]	7:0	SNR motion ratio LUT_0	)1.
5Ch	REG102FB9	7:0	Default: 0x32	Access: R/W
(102FB9h)	SNR_MOTION_TABLE_23[7:0]	7:0	SNR motion ratio LUT_2	23.
5Dh	REG102FBA	7:0	Default: 0x54	Access: R/W
(102FBAh)	SNR_MOTION_TABLE_45[7:0]	7:0	SNR motion ratio LUT_4	<b>4</b> 5.
5Dh	REG102FBB	7:0	Default: 0x76	Access: R/W
(102FBBh)	SNR_MOTION_TABLE_67[7:0]	7:0	SNR motion ratio LUT_6	57.
5Eh	REG102FBC	7:0	Default: 0x98	Access: R/W
(102FBCh)	SNR_MOTION_TABLE_89[7:0]	7:0	SNR motion ratio LUT_8	39.
5Eh	REG102FBD	7:0	Default: 0xBA	Access: R/W
(102FBDh)	SNR_MOTION_TABLE_AB[7:0]	7:0	SNR motion ratio LUT_A	AB.
5Fh	REG102FBE	7:0	Default: 0xDC	Access: R/W
(102FBEh)	SNR_MOTION_TABLE_CD[7:0]	7:0	SNR motion ratio LUT_0	CD.
5Fh	REG102FBF	7:0	Default: 0xFE	Access: R/W
(102FBFh)	SNR_MOTION_TABLE_EF[7:0]	7:0	SNR motion ratio LUT_E	
70h	REG102FE0	7:0	Default: 0x00	Access: R/W
(102FE0h)	-	7:1	Reserved.	
	SNR_FUN_BYPASS_EN	0	SNR function bypass en	able.
71h	REG102FE2	7:0	Default: 0x13	Access: R/W



SNR Regis	ter (Bank = 102F, Sub-bank	k = 0C	)
Index (Absolute)	Mnemonic	Bit	Description
(102FE2h)	-	7:1	Reserved.
	DBK_LINE_EN_F2	0	De-blocking method select F2.
78h	REG102FF0	7:0	Default: 0x10 Access: R/W
(102FF0h)	DBK_MOTION_TABLE_01[7:0]	7:0	De-blocking motion ratio LUT_01.
78h	REG102FF1	7:0	Default: 0x32 Access: R/W
(102FF1h)	DBK_MOTION_TABLE_23[7:0]	7:0	De-blocking motion ratio LUT_23.
79h	REG102FF2	7:0	Default: 0x54 Access: R/W
(102FF2h)	DBK_MOTION_TABLE_45[7:0]	7:0	De-blocking motion ratio LUT_45.
79h	REG102FF3	7:0	Default: 0x76 Access: R/W
(102FF3h)	DBK_MOTION_TABLE_67[7:0]	7:0	De-blocking motion ratio LUT_67.
7Ah	REG102FF4	7:0	Default: 0x98 Access: R/W
(102FF4h)	DBK_MOTION_TABLE_89[7:0]	7:0	De-blocking motion ratio LUT_89.
7Ah	REG102FF5	7:0	Default: 0xBA Access: R/W
(102FF5h)	DBK_MOTION_TABLE_AB[7:0]	7:0	De-blocking motion ratio LUT_AB.
7Bh	REG102FF6	7:0	Default: 0xDC Access: R/W
(102FF6h)	DBK_MOTION_TABLE_CD[7:0]	7:0	De-blocking motion ratio LUT_CD.
7Bh	REG102FF7	7:0	Default: 0xFE Access: R/W
(102FF7h)	DBK_MOTION_TABLE_EF[7:0]	7:0	De-blocking motion ratio LUT_EF.
7Ch ~ 7Fh	- ~/	7:0	Default: - Access: -
(102FF8h ~	- 70)	7	Reserved.
102FFFh)			

#### S\_VOP Register (Bank = 102F, Sub-bank = 0F)

S_VOP Register (Bank = 102F, Sub-Bank = 0F)				
Index (Absolute)	Mnemonic	Bit	Description	
01h	REG102F02	7:0	Default: 0x00	Access: R/W
(102F02h)	SW_BORDER_EN	7	Sub window (F1) border enable.	
	-	6:1	Reserved.	
	MW_BD_REG_EN	0	Main Window Border Register Enable.  0: Sub window Border register enable.  1: Main window Border register Enable.	
02h	REG102F04	7:0	Default: 0x00	Access: R/W



Index (Absolute)	Mnemonic	Bit	Description	
(102F04h)	BDLO[3:0]	7:4	Sub window Border Outside height of Left side.	
	BDLI[3:0]	3:0	Sub window Border Inside height of Left side.	
02h	REG102F05	7:0	Default: 0x00 Access: R/W	
(102F05h)	BDLO_BO[3:0]	7:4	Main window border outside height of Left side.	
	BDLI_BO[3:0]	3:0	Main window inside height of left side.	
03h	REG102F06	7:0	Default: 0x00 Access: R/W	
(102F06h)	BDRO[3:0]	7:4	Sub window Border Outside height of Right side.	
	BDRI[3:0]	3:0	Sub window Border Inside height of Right side.	
03h	REG102F07	7:0	Default: 0x00 Access: R/W	
(102F07h)	BDRO_B0[3:0]	7:4	Main window Border Outside height of Right side.	
	BDRI_BO[3:0]	3:0	Main window Border Inside height of Right side.	
04h (102F08h)	REG102F08	7:0	Default: 0x00 Access: R/W	
	BDUO[3:0]	7:4	Sub window Border Outside width of Upper side.	
	BDUI[3:0]	3:0	Sub window Border Inside width of Upper side.	
04h	REG102F09	7:0	Default: 0x00 Access: R/W	
(102F09h)	BDUO_BO[3:0]	7:4	Main window Border Outside width of Upper side.	
•	BDUI_BO[3:0]	3:0	Main window Border Inside width of Upper side.	
05h	REG102F0A	7:0	Default: 0x00 Access: R/W	
(102F0Ah)	BDD0[3:0]	7:4	Sub window Border Outside width of Down side.	
	BDDI[3:0]	3:0	Sub window Border Inside width of Down side.	
05h	REG102F0B	7:0	Default: 0x00 Access: R/W	
(102F0Bh)	BDDO_BO[3:0]	7:4	Main window Border Outside width of Down side.	
	BDDI_BO[3:0]	3:0	Main window Border Inside width of Down side.	
06 <b>h</b>	REG102F0C	7:0	Default: 0x00 Access: R/W	
(102F0Ch)	-	7	Reserved.	
	4WINEN	6	4th Window Enable.	
			0: Disable.	
			1: Enable.	
	3WINEN	5	3rd Window Enable.	
			0: Disable. 1: Enable.	
	2WINEN	4	2nd Window Enable.	
	~ vv 11 V L 1 V	7	0: Disable.	
			1: Enable.	



Index (Absolute)	Mnemonic	Bit	Description	·.C
	-	3:2	Reserved.	
	181FWINSEL[1:0]	1:0	18h~1Fh Display Window Selection 18th window. 01: 2nd window. 10: 3rd window. 11: 4th window.	ect.
07h	REG102F0E	7:0	Default: 0x00	Access: R/W
(102F0Eh)	S_HDEST[7:0]	7:0	Sub window Horizontal Start.	
07h (102F0Fh)	REG102F0F	7:0	Default: 0x00	Access: R/W
	-	7:4	Reserved.	
	S_HDEST[11:8]	3:0	See description of '102F0Eh'.	
08h	REG102F10	7:0	Default: 0x00	Access: R/W
(102F10h)	S_HDEEND[7:0]	7:0	Sub window Horizontal End.	
08h (102F11h)	REG102F11	7:0	Default: 0x00	Access: R/W
	-	7:4	Reserved.	
	S_HDEEND[11:8]	3:0	See description of '102F10h'.	
09h	REG102F12	7:0	Default: 0x00	Access: R/W
(102F12h)	S_VDEST[7:0]	7:0	Sub window Vertical Star.	T
09h	REG102F13	7:0	Default: 0x00	Access: R/W
(102F13h)	- <b>V</b>	7:4	Reserved.	
	S_VDEST[11:8]	3:0	See description of '102F12h'.	
0Ah	REG102F14	7:0	Default: 0x00	Access: R/W
(102F14h)	S_VDEEND[7:0]	7:0	Sub window Vertical End.	T
OAh	REG102F15	7:0	Default: 0x00	Access: R/W
(102F15h)	-	7:4	Reserved.	
	S_VDEEND[11:8]	3:0	See description of '102F14h'.	T
0Bh	REG102F16	7:0	Default: 0x00	Access: R/W
(102F16h)	S_HDEST_2ND[7:0]	7:0	2nd Sub window Horizontal Start for MWE.	
0Bh (102F17h)	REG102F17	7:0	Default: 0x00	Access: R/W
	-	7:4	Reserved.	
	S_HDEST_2ND[11:8]	3:0	See description of '102F16h'.	T
0Ch	REG102F18	7:0	Default: 0x00	Access: R/W
(102F18h)	S_HDEEND_2ND[7:0]	7:0	2nd Sub window Horizontal Er	nd for MWE.



Index	Mnemonic	Bit	Description	
(Absolute)	Whemonic	DIL	Description	• <u>.</u> C
(102F19h)	-	7:4	Reserved.	
	S_HDEEND_2ND[11:8]	3:0	See description of '102F18h'.	
0Dh	REG102F1A	7:0	Default: 0x00	Access: R/W
(102F1Ah)	S_VDEST_2ND[7:0]	7:0	2nd Sub window Vertical Start	for MWE.
0Dh	REG102F1B	7:0	Default: 0x00	Access: R/W
(102F1Bh)	-	7:4	Reserved.	
	S_VDEST_2ND[11:8]	3:0	See description of '102F1Ah'.	
0Eh	REG102F1C	7:0	Default: 0x00	Access: R/W
(102F1Ch)	S_VDEEND_2ND[7:0]	7:0	2nd Sub window Vertical End for MWE.	
0Eh (102F1Dh)	REG102F1D	7:0	Default: 0x00	Access: R/W
		7:4	Reserved.	
	S_VDEEND_2ND[11:8]	3:0	See description of '102F1Ch'.	$\sqrt{1}$
0Fh (102F1Eh)	REG102F1E	7:0	Default: 0x00	Access: R/W
	S_HDEST_3RD[7:0]	7:0	3rd Sub window Horizontal Start for MWE.	
0Fh	REG102F1F	7:0	Default: 0x00	Access: R/W
(102F1Fh)		7:4	Reserved.	
	S_HDEST_3RD[11:8]	3:0	See description of '102F1Eh'.	T
10h	REG102F20	7:0	Default: 0x00	Access: R/W
(102F20h)	S_HDEEND_3RD[7:0]	7:0	3rd Sub window Horizontal End for MWE.	
10h	REG102F21	7:0	Default: 0x00	Access: R/W
(102F21h)		7:4	Reserved.	
	S_HDEEND_3RD[11:8]	3:0	See description of '102F20h'.	T
11h	REG102F22	7:0	Default: 0x00	Access: R/W
(1 <mark>0</mark> 2F22h)	S_VDEST_3RD[7:0]	7:0	3rd Sub window Vertical Start for MWE.	
11h	REG102F23	7:0	Default: 0x00	Access: R/W
(102F23h)	-	7:4	Reserved.	
,	S_VDEST_3RD[11:8]	3:0	See description of '102F22h'.	
12h	REG102F24	7:0	Default: 0x00	Access: R/W
(102F24h)	S_VDEEND_3RD[7:0]	7:0	3rd Sub window Vertical End for MWE.	
12h	REG102F25	7:0	Default: 0x00	Access: R/W
(102F25h)	-	7:4	Reserved.	
	S_VDEEND_3RD[11:8]	3:0	See description of '102F24h'.	T
13h	REG102F26	7:0	Default: 0x00	Access: R/W



Index (Absolute)	Mnemonic	Bit	Description	.(
(102F26h)	S_HDEST_4TH[7:0]	7:0	4th Sub window Horizontal Start for MWE.	
13h (102F27h)	REG102F27	7:0	Default: 0x00	Access: R/W
	-	7:4	Reserved.	*(0
	S_HDEST_4TH[11:8]	3:0	See description of '102F26h'.	
14h	REG102F28	7:0	Default: 0x00	Access: R/W
(102F28h)	S_HDEEND_4TH[7:0]	7:0	4th Sub window Horizontal E	nd for MWE.
14h	REG102F29	7:0	Default: 0x00	Access: R/W
(102F29h)	-	7:4	Reserved.	
	S_HDEEND_4TH[11:8]	3:0	See description of '102F28h'.	
15h	REG102F2A	7:0	Default: 0x00	Access: R/W
(102F2Ah)	S_VDEST_4TH[7:0]	7:0	4th Sub window Vertical Star	t for MWE.
15h (102F2Bh)	REG102F2B	7:0	Default: 0x00	Access: R/W
		7:4	Reserved.	
	S_VDEST_4TH[11:8]	3:0	See description of '102F2Ah'.	
16h	REG102F2C	7:0	Default: 0x00	Access: R/W
(102F2Ch)	S_VDEEND_4TH[7:0]	7:0	4th Sub window Vertical End for MWE.	
16h	REG102F2D	7:0	Default: 0x00	Access: R/W
(102F2Dh)	7, \(\)	7:4	Reserved.	
	S_VDEEND_4TH[11:8]	3:0	See description of '102F2Ch'	
17h	REG102F2E	7:0	Default: 0x00	Access: R/W
(102F2Eh)	SWBCOL[7:0]	7:0	Sub Window Border Color.	
17h	REG102F2F	7:0	Default: 0x00	Access: R/W
(102F2Fh)	SWNS_COL[7:0]	7:0	Sub Window No Signal Color	· _
18h	REG102F30	7:0	Default: 0x00	Access: R/W
(102F30h)	-	7:5	Reserved.	
	SGCR	4	Sub window Gamma.	
			Correction Rounding function	1.
			0: Disable. 1: Enable.	
		3:1		
	SGCB	3:1	Reserved.	
	JUCD		Sub window Gamma Correction function control.  0: Bypass gamma correction function.	
			1: Enable gamma correction	
18h	REG102F31	7:0	Default: 0x00	Access: R/W



Index	Mnemonic	Bit	Description	
(Absolute)	Whethoric	Bit	Description	•.0
(102F31h)	S_HBC_GAIN[3:0]	7:4	HBC gain for sub window.	
	S_HBC_EN	3	HBC function enable for sub w	vindow.
	S_HBC_ROUNDING	2	HBC rounding enable for sub	window.
	-	1	Reserved.	
	BRC	0	Brightness function.	
			0: Off.	
451	D=0.400=0.4		1: Oh.	
1Bh (102F36h)	REG102F36	7:0	Default: 0x00	Access: R/W
,	KST_HOFFS[7:0]	7:0	Keystone Horizontal position (	
1Bh (102F37h)	REG102F37	7:0	Default: 0x00	Access: R/W
(1021 3711)	KST_HOFFSSN	7	Keystone Horizontal position in 0: Positive value.	nitial Offset Sign.
	60		1: Negative value.	
	KST_HOFFS[14:8]	6:0	See description of '102F36h'.	7//
1Ch	REG102F38	7:0	Default: 0x00	Access: R/W
(102F38h)	KSTPD[7:0]	7:0	Keystone Horizontal position Delta per line.	
1Ch	REG102F39	7:0	Default: 0x00	Access: R/W
(102F39h)	KSTPD[15:8]	7:0	See description of '102F38h'.	
1Dh	REG102F3A	7:0	Default: 0x00	Access: R/W
(102F3Ah)	CM11[7:0]	7:0	Color Matrix Coefficient 11.	
1Dh	REG102F3B	7:0	Default: 0x00	Access: R/W
(102F3Bh)		7:5	Reserved.	
	CM11[12:8]	4:0	See description of '102F3Ah'.	<b>.</b>
1Eh	REG102F3C	7:0	Default: 0x00	Access: R/W
(102F3Ch)	CM12[7:0]	7:0	Color Matrix Coefficient 12.	
1Eh	REG102F3D	7:0	Default: 0x00	Access: R/W
(102F3Dh)	-	7:5	Reserved.	
	CM12[12:8]	4:0	See description of '102F3Ch'.	<b>.</b>
1Fh	REG102F3E	7:0	Default: 0x00	Access: R/W
(102F3Eh)	CM13[7:0]	7:0	Color Matrix Coefficient 13.	T
1Fh	REG102F3F	7:0	Default: 0x00	Access: R/W
(102F3Fh)	-	7:5	Reserved.	
	CM13[12:8]	4:0	See description of '102F3Eh'.	
20h	REG102F40	7:0	Default: 0x00	Access: R/W



S_VOP Re	gister (Bank = 102F, Su	ub-Ban	k = 0F)	
Index (Absolute)	Mnemonic	Bit	Description	·.C
(102F40h)	CM21[7:0]	7:0	Color Matrix Coefficient 21.	
20h	REG102F41	7:0	Default: 0x00	Access: R/W
(102F41h)	-	7:5	Reserved.	<b>V</b> (0
	CM21[12:8]	4:0	See description of '102F40h'.	
21h	REG102F42	7:0	Default: 0x00	Access: R/W
(102F42h)	CM22[7:0]	7:0	Color Matrix Coefficient 22.	
21h	REG102F43	7:0	Default: 0x00	Access: R/W
(102F43h)	-	7:5	Reserved.	
	CM22[12:8]	4:0	See description of '102F42h'.	
22h	REG102F44	7:0	Default: 0x00	Access: R/W
(102F44h)	CM23[7:0]	7:0	Color Matrix Coefficient 23.	
22h	REG102F45	7:0	Default: 0x00	Access: R/W
(102F45h)		7:5	Reserved.	
	CM23[12:8]	4:0	See description of '102F44h'.	
23h	REG102F46	7:0	Default: 0x00	Access: R/W
(102F46h)	CM31[7:0]	7:0	Color Matrix Coefficient 31.	
23h	REG102F47	7:0	Default: 0x00	Access: R/W
(102F47h)		7:5	Reserved.	
	CM31[12:8]	4:0	See description of '102F46h'.	
24h	REG102F48	7:0	Default: 0x00	Access: R/W
(102F48h)	CM32[7:0]	7:0	Color Matrix Coefficient 32.	
24h	REG102F49	7:0	Default: 0x00	Access: R/W
(102F49h)		7:5	Reserved.	
	CM32[12:8]	4:0	See description of '102F48h'.	
25h	REG102F4A	7:0	Default: 0x00	Access: R/W
(102F4Ah)	CM33[7:0]	7:0	Color Matrix Coefficient 33.	
25h	REG102F4B	7:0	Default: 0x00	Access: R/W
(102F4Bh)	-	7:5	Reserved.	
	CM33[12:8]	4:0	See description of '102F4Ah'.	
26h	REG102F4C	7:0	Default: 0x00	Access: R/W
(102F4Ch)	-	7:6	Reserved.	
	CMRND	5	Color Matrix Rounding control 0: Disable.	



S_VOP Re	gister (Bank = 102F, Su	ub-Ban	k = 0F)	
Index (Absolute)	Mnemonic	Bit	Description	<b>,</b> C
			1: Enable.	
	СМС	4	Color Matrix Control. 0: Disable. 1: Enable.	CHOI
	-	3	Reserved.	
	RRAN	2	Red Range. 0: 0~255, 1: 128~127.	<b>3</b>
	GRAN	1	Green Range. 0: 0~255. 1: 128~127.	
	BRAN	0	Blue Range. 0: 0~255. 1: 128~127.	2/14
26h	n REG102F4D 7:0 Default: 0x00 Ac		Access: R/W	
(102F4Dh)	SMEN	7	SVM Main window Enable.	
	SMTE	6	SVM Main window Tap Enable	).
	SMFT[1:0]	5:4	SVM Main window Filter Tap. 00: 2 taps. 01: 3 taps. 10: 4 taps. 11: 5 taps.	
	SSWEN	3	SVM Sub window Enable.	
	SSWETE	2	SVM Sub window Tap Enable.	
CO	SSWFT[1:0]	1:0	SVM Sub window Filter Tap. 00: 2 taps. 01: 3 taps. 10: 4 taps. 11: 5 taps.	
27h	REG102F4E	7:0	Default: 0x00	Access: R/W
(102F4Eh)	OSDY	7	OSD color Space. 0: OSD color space. 1: OSD is YUV color space.	
	SINV	6	SMV polarity Invert. 0: Normal. 1: Invert.	
	SVMBYS[1:0]	5:4	SVM Bypass Y Select.	



Index (Absolute)	Mnemonic	Bit	Description	·.C
			0x: SMV data. 10: Original Y data. 11: Y with tap filter.	"OUI
	SCORING[3:0]	3:0	SVM Coring.	
27h	REG102F4F	7:0	Default: 0x00	Access: R/W
(102F4Fh)	SVMLMT[7:0]	7:0	SVM Limit.	
28h	REG102F50	7:0	Default: 0x00	Access: R/W
(102F50h)	-	7	Reserved.	
	SMSTP[2:0]	6:4	SVM Main window Step.	
	SMGAIN[3:0]	3:0	SVM Main window Gain.	
28h	REG102F51	7:0	Default: 0x00	Access: R/W
(102F51h)	- ~ ()	7	Reserved.	
	SSWSTP[2:0]	6:4	SVM Sub window Step.	
	SWGAIN[3:0]	3:0	SVM Sub window Gain.	
29h	REG102F52	7:0	Default: 0x00	Access: R/W
(102F52h)	- X.O.	7	Reserved.	
	SPAJ[1:0]	6:5	SVM Pipe Adjust.	
	SDLYAJ[4:0]	4:0	SVM Delay Adjust.	
29h	REG102F53	7:0	Default: 0x00	Access: RO, R/W
(102F53h)	SVM_SEP_DLY	7	SVM Separate Delay Enable.	
	OVERLAP_SEL[1:0]	6:5	Overlap Select.	
			00: Average.	
		X	01: No Action.	
			<ul><li>10: Keep slow down result.</li><li>11: Keep speed up result.</li></ul>	
	SVM_SD_DLY[4:0]	4:0	SVM Slow down delay.	
2Ah	REG102F54	7:0	Default: 0x00	Access: R/W
(102F54h)	C1080I	7	1080i mode.	1
		,	0: Follow DE.	
			1: Follow HSYNC.	
	SBPMC	6	Scaler Bypass Mode Control.	
			0: Disable.	
	IDEL	-	1: Enable.	
	IPFI	5	To Pad Field Invert enable.	
	I1440	4	Interlace 1440 mode.	



Index (Absolute)	Mnemonic	Bit	Description	·.C	
			This bit works at frame SBPC	M= 0.	
			0: Disable, horizontal valid pix	7.	
			1: Enable, horizontal valid pixel = 1440; does not support SVM.		
	IRDEN	3	Random 10 bit DAC Enable.		
	IHSRE	2	HSYNC Shift control.	71	
			0: Shift left.		
			1: Shift right.		
	IOFI	1	Interlace Output Field Invert.		
	IOEN	0	Interlace Output Enable.		
2Bh	REG102F56	7:0	Default: 0x00	Access: R/W	
(102F56h)	-	7:5	Reserved		
	DISABLE_ALL_VOP2_FUNCTI	4	Disable all VOP2 function.		
	ON		/,, <b>/</b> () /	<u> </u>	
	-	3:0	Reserved.		
2Bh	REG102F57	7:0	Default: 0x00	Access: R/W	
(102F57h)	IP_FINV	7	IP Field Inverse.		
\	IP_ITLC	6	IP Interlace.		
	SIM	5	Single Interlace Mode.		
	AV.		0: Disable. 1: Enable.		
	I DM	4			
	LPM	4	LVD\$ 10-bit Mode. 0: Disable.		
	<b>O</b>		1: Enable.		
	BES[1:0]	3:2	Border Extend for SVM.		
	OES[1:0]	1:0	OSD Extend for SVM.		
2Ch	REG102F58	7:0	Default: 0x00	Access: R/W	
(102F58h)	HSOFFS[7:0]	7:0	HSYNC Shift Offset.		
2Ch	REG102F59	7:0	Default: 0x00	Access: R/W	
(102F59h)	OP1INTERLACE_OUT	7	7 OP1 output is interlace mode.		
	RESERVED[1:0]	6:5	RESERVED.		
	-	4	Reserved.		
	HSOFFS[11:8]	3:0	See description of '102F58h'.		
30h	REG102F60	7:0	Default: 0x00	Access: R/W	
(102F60h)	R_BRI_OFFSET[7:0]	7:0	Offset for R data.		



S_VOP Re	gister (Bank = 102F, Su	ub-Ban	k = 0F)	
Index (Absolute)	Mnemonic	Bit	Description	<b>.</b> C
30h	REG102F61	7:0	Default: 0x00	Access: R/W
(102F61h)	BRI_EN	7	Brightness enable (after gamr	na).
	CON_EN	6	Contrast enable (after gamma	a).
	NOISE_ROUND_EN	5	Noise rounding enable for con	trast brightness function.
	-	4:3	Reserved.	
	R_BRI_OFFSET[10:8]	2:0	See description of '102F60h'.	
31h	REG102F62	7:0	Default: 0x00	Access: R/W
(102F62h)	G_BRI_OFFSET[7:0]	7:0	Offset for G data.	
31h	REG102F63	7:0	Default: 0x00	Access: R/W
(102F63h)	-	7:3	Reserved.	4
	G_BRI_OFFSET[10:8]	2:0	See description of '102F62h'.	
32h	REG102F64	7:0	Default: 0x00	Access: R/W
(102F64h)	B_BRI_OFFSET[7:0]	7:0	Offset for B data.	
32h	REG102F65	7:0	Default: 0x00	Access: R/W
(102F65h)	- (/)	7:3	Reserved.	
	B_BRI_OFFSET[10:8]	2:0	See description of '102F64h'.	
33h	REG102F66	7:0	Default: 0x00	Access: R/W
(102F66h)	R_CON_GAIN[7:0]	7:0	Contrast gain for R data.	1
33h	REG102F67	7:0	Default: 0x00	Access: R/W
(102F67h)	- 50	7:4	Reserved.	
	R_CON_GAIN[11:8]	3:0	See description of '102F66h'.	1
34h	REG102F68	7:0	Default: 0x00	Access: R/W
(102F68h)	G_CON_GAIN[7:0]	7:0	Contrast gain for G data.	1
34h	REG102F69	7:0	Default: 0x00	Access: R/W
(102F69h)	_	7:4	Reserved.	
	G_CON_GAIN[11:8]	3:0	See description of '102F68h'.	T
35h	REG102F6A	7:0	Default: 0x00	Access: R/W
(102F6Ah)	B_CON_GAIN[7:0]	7:0	Contrast gain for B data.	T
35h	REG102F6B	7:0	Default: 0x00	Access: R/W
(102F6Bh)	-	7:4	Reserved.	
	B_CON_GAIN[11:8]	3:0	See description of '102F6Ah'.	T
36h	REG102F6C	7:0	Default: 0x00	Access: R/W
(102F6Ch)	M_BRI_R[7:0]	7:0	Brightness offset (BRI_FUNCT	TON) for main window R.



Index	Mnemonic	Bit	Description	
(Absolute)	WINGTHOTHC	DIL	Безсприон	• C
36h	REG102F6D	7:0	Default: 0x00	Access: R/W
(102F6Dh)	SS_MODE	7	Brightness offset (before gam 0: From -1024 ~ 1023. 1: From -512 ~ 511.	ma) range control.
	-	6:3	Reserved.	(0)
	M_BRI_R[10:8]	2:0	See description of '102F6Ch'.	
37h	REG102F6E	7:0	Default: 0x00	Access: R/W
(102F6Eh)	M_BRI_G[7:0]	7:0	Brightness offset (BRI_FUNCT	ION) for main window G.
37h	REG102F6F	<b>*</b> 7:0	Default: 0x00	Access: R/W
(102F6Fh)	-	7:3	Reserved.	
	M_BRI_G[10:8]	2:0	See description of '102F6Eh'.	
38h	REG102F70	7:0	Default: 0x00	Access: R/W
(102F70h)	M_BRI_B[7:0]	7:0	Brightness offset (BRI_FUNCTION) for main window	
38h	REG102F71	7:0		
(102F71h)	-	7:3		
	M_BRI_B[10:8]	2:0	See description of '102F70h'.	1
39h	REG102F72	7:0	Default: 0x00	Access: R/W
(102F72h)	<b>\$_BRI_</b> R[7:0]	7:0	Brightness offset (BRI_FUNCT	TON) for sub window R.
39h	REG102F73	7:0	Default: 0x00	Access: R/W
(102F73h)	-	7:3	Reserved.	
	S_BRI_R[10:8]	2:0	See description of '102F72h'.	
3Ah	REG102F74	7:0	Default: 0x00	Access: R/W
(102F74h)	S_BRI_G[7:0]	7:0	Brightness offset (BRI_FUNCT	TON) for sub window G.
3Ah	REG102F75	7:0	Default: 0x00	Access: R/W
(102F75h)	-	7:3	Reserved.	
	S_BRI_G[10:8]	2:0	See description of '102F74h'.	1
3Bh	REG102F76	7:0	Default: 0x00	Access: R/W
(102F76h)	S_BRI_B[7:0]	7:0	Brightness offset (BRI_FUNCT	ION) for sub window B.
3Bh	REG102F77	7:0	Default: 0x00	Access: R/W
(102F77h)	-	7:3	Reserved.	
	S_BRI_B[10:8]	2:0	See description of '102F76h'.	T
3Ch	REG102F78	7:0	Default: 0x00	Access: R/W
(102F78h)	GAMMA_MLOAD_CHECK_R_	7:0	Check value for auto mload ba	ase0 R channel.



Index	Mnemonic	Bit	Description	
(Absolute)	BASE0[7:0]			
3Ch	REG102F79	7:0	Default: 0x00	Access: RO, R/W
(102F79h)	GAMMA_MLOAD_CHECK_R_ ERR_0	7.0	Base0 R channel check error.	riodess. No, in the
	-	6:4	Reserved.	30
	GAMMA_MLOAD_CHECK_R_ BASE0 [11:8]	3:0	See description of '102F78h'.	
3Dh	REG102F7A	7:0	Default: 0x00	Access: R/W
(102F7Ah)	GAMMA_MLOAD_CHECK_R_	7:0	Check value for auto mload ba	ase1 R channel.
	BASE1 [7:0]		11/10	
3Dh	REG102F7B	7:0	Default: 0x00	Access: RO, R/W
(102F7Bh)	GAMMA_MLOAD_CHECK_R_ ERR_1	7	7 Base1 R channel check error. 6:4 Reserved.	
	- ()	6:4		
	GAMMA_MLOAD_CHECK_R_ BASE1 [11:8]	3:0	See description of '102F7Ah'.	
3Eh	REG102F7C	7:0	Default: 0x00	Access: R/W
(102F7Ch)	GAMMA_MLOAD_CHECK_G_ BASE0 [7:0]	7:0	Check value for auto mload ba	ase0 G channel.
3Eh	REG102F7D	7:0	Default: 0x00	Access: RO, R/W
(102F7Dh)	GAMMA_MLOAD_CHECK_G_ ERR_0	7	Base0 G channel check error.	
	-	6:4	Reserved.	
	GAMMA_MLOAD_CHECK_G_ BASE0 [11:8]	3:0	See description of '102F7Ch'.	
3Fh	REG102F7E	7:0	Default: 0x00	Access: R/W
(102F7Eh)	GAMMA_MLOAD_CHECK_G_ BASE1 [7:0]	7:0	Check value for auto mload ba	ase1 G channel.
3Fh	REG102F7F	7:0	Default: 0x00	Access: RO, R/W
(102F7Fh)	GAMMA_MLOAD_CHECK_G_	7	Base1 G channel check error.	



Index (Absolute)	Mnemonic	Bit	Description	·.C
	ERR_1			
	-	6:4	Reserved.	
	GAMMA_MLOAD_CHECK_G_ BASE1 [11:8]	3:0	See description of '102F7Eh'.	Cillo
40h	REG102F80	7:0	Default: 0x00	Access: R/W
(102F80h)	GAMMA_MLOAD_CHECK_B_ BASE0 [7:0]	7:0	Check value for auto mload b	ase0 B channel.
40h	REG102F81	7:0	Default: 0x00	Access: RO, R/W
(102F81h)	GAMMA_MLOAD_CHECK_B_E RR_0	7	Base0 B channel check error.	
	. ()	6:4	Reserved.	$\sqrt{1}$
	GAMMA_MLOAD_CHECK_B_ BASE0 [11:8]	3:0	See description of '102F80h'.	<b>3</b> //
41h	REG102F82	7:0	Default: 0x00	Access: R/W
(102F82h)	GAMMA_MLOAD_CHECK_B_ BASE1 [7:0]	7:0	Check value for auto mload b	ase1 B channel.
41h	REG102F83	7:0	Default: 0x00	Access: RO, R/W
(102F83h)	GAMMA_MLOAD_CHECK_B_E RR_1	7	Base1 B channel check error.	
	<u>.</u>	6:4	Reserved.	
(C)	GAMMA_MLOAD_CHECK_B_ BASE1 [11:8]	3:0	See description of '102F82h'.	
46h	REG102F8C	7:0	Default: 0x00	Access: R/W
(102F8Ch)	CAP_STAGE[3:0]	7:4	Capture stage selection. 0: VOP2_DP input data. 1: BRI output. 2: HBC output. 3: CON_BRI output. 4: FWC output.	
			•	



Index (Absolute)	Mnemonic	Bit	Description	•.(
	-	3:0	Reserved.	
47h	REG102F8E	7:0	Default: 0x00	Access: R/W
(102F8Eh)	MAIN_R_CON_GAIN[7:0]	7:0	Main window R gain for pre-g	amma CON_BRI.
47h	REG102F8F	7:0	Default: 0x00	Access: R/W
(102F8Fh)	-	7:4	Reserved.	
	MAIN_R_CON_GAIN[11:8]	3:0	See description of '102F8Eh'.	
48h	REG102F90	7:0	Default: 0x00	Access: R/W
(102F90h)	MAIN_G_CON_GAIN[7:0]	7:0	Main window G gain for pre-g	amma CON_BRI.
48h	REG102F91	7:0	Default: 0x00	Access: R/W
(102F91h)	-	7:4	Reserved.	•
	MAIN_G_CON_GAIN[11:8]	3:0	See description of '102F90h'.	
49h	REG102F92	7:0	Default: 0x00	Access: R/W
(102F92h)	MAIN_B_CON_GAIN[7:0]	7:0	Main window B gain for pre-gamma CON_BRI.	
49h	REG102F93	7:0	Default: 0x00 Access: R/W	
(102F93h)	- (())	7:4	Reserved.	
	MAIN_B_CON_GAIN[11:8]	3:0	See description of 102F92h'.	
4Ah	REG102F94	7:0	Default: 0x00	Access: R/W
(102F94h)	SUB_R_CON_GAIN[7:0]	7:0	Sub window R gain for pre-ga	mma CON_BRI.
4Ah	REG102F95	7:0	Default: 0x00	Access: R/W
(102F95h)	- ~(0)	7:4	Reserved.	
	SUB_R_CON_GAIN[11:8]	3:0	See description of '102F94h'.	
4Bh	REG102F96	7:0	Default: 0x00	Access: R/W
(102F96h)	SUB_G_CON_GAIN[7:0]	7:0	Sub window G gain for pre-ga	mma CON_BRI.
4Bh	REG102F97	7:0	Default: 0x00	Access: R/W
(102F97h)	-	7:4	Reserved.	
	SUB_G_CON_GAIN[11:8]	3:0	See description of '102F96h'.	
4Ch	REG102F98	7:0	Default: 0x00	Access: R/W
(102F98h)	SUB_B_CON_GAIN[7:0]	7:0	Sub window B gain for pre-ga	mma CON_BRI.
4Ch	REG102F99	7:0	Default: 0x00	Access: R/W
(102F99h)	-	7:4	Reserved.	
	SUB_B_CON_GAIN[11:8]	3:0	See description of '102F98h'.	
4Dh	REG102F9A	7:0	Default: 0x00	Access: R/W
(102F9Ah)	MAIN_R_BRI_OFFSET[7:0]	7:0	Main window R offset for pre-	gamma CON BRI



S_VOP Re	gister (Bank = 102F, Su	ub-Ban	k = 0F)	
Index (Absolute)	Mnemonic	Bit	Description	<b>.</b> C
4Dh	REG102F9B	7:0	Default: 0x00	Access: R/W
(102F9Bh)	-	7:3	Reserved.	
	MAIN_R_BRI_OFFSET[10:8]	2:0	See description of '102F9Ah'.	
4Eh	REG102F9C	7:0	Default: 0x00	Access: R/W
(102F9Ch)	MAIN_G_BRI_OFFSET[7:0]	7:0	Main window G offset for pre-	gamma CON_BRI.
4Eh	REG102F9D	7:0	Default: 0x00	Access: R/W
(102F9Dh)	-	7:3	Reserved.	
	MAIN_G_BRI_OFFSET[10:8]	2:0	See description of '102F9Ch'.	
4Fh	REG102F9E	7:0	Default: 0x00	Access: R/W
(102F9Eh)	MAIN_B_BRI_OFFSET[7:0]	7:0	Main window B offset for pre-	gamma CON_BRI.
4Fh	REG102F9F	7:0	Default: 0x00	Access: R/W
(102F9Fh)	. (9	7:3	Reserved.	
	MAIN_B_BRI_OFFSET[10:8]	2:0	See description of '102F9Eh'.	
50h	REG102FA0	7:0	Default: 0x00	Access: R/W
(102FA0h)	SUB_R_BRI_OFFSET[7:0]	7:0	Sub window R offset for pre-g	amma CON_BRI.
	REG102FA1	7:0	Default: 0x00	Access: R/W
(102FA1h)		7:3	Reserved.	
	SUB_R_BRI_OFFSET[10:8]	2:0	See description of '102FA0h'.	
51h	REG102FA2	7:0	Default: 0x00	Access: R/W
(102FA2h)	SUB_G_BRI_OFFSET[7:0]	7:0	Sub window G offset for pre-g	jamma CON_BRI.
51h	REG102FA3	7:0	Default: 0x00	Access: R/W
(102FA3h)	-0	7:3	Reserved.	
	SUB_G_BRI_OFFSET[10:8]	2:0	See description of '102FA2h'.	
52h	REG102FA4	7:0	Default: 0x00	Access: R/W
(102FA4h)	SUB_B_BRI_OFFSET[7:0]	7:0	Sub window B offset for pre-g	amma CON_BRI.
52h	REG102FA5	7:0	Default: 0x00	Access: R/W
(102FA5h)	-	7:3	Reserved.	
	SUB_B_BRI_OFFSET[10:8]	2:0	See description of '102FA4h'.	
53h	REG102FA6	7:0	Default: 0x00	Access: R/W
(102FA6h)	-	7:3	Reserved.	
	MAIN_NOISE_ROUND_EN	2	Main window noise rounding e	enable for pre-gamma
	MAIN_BRI_EN	1	Main window brightness enabl	le for pre-gamma



Index (Absolute)	Mnemonic	Bit	Description	·.C
			CON_BRI.	
	MAIN_CON_EN	0	Main window contrast enable	for pre-gamma CON_BRI
53h	REG102FA7	7:0	Default: 0x00	Access: R/W
(102FA7h)	(102FA7h) <sub>-</sub> 7		Reserved.	
	SUB_NOISE_ROUND_EN	2	Sub window noise rounding e CON_BRI.	nable for pre-gamma
CON_BRI.		Sub window brightness enable CON_BRI.	e for pre-gamma	
		Sub window contrast enable f	or pre-gamma CON_BRI.	
54h	REG102FA8	7:0	Default: 0x00	Access: R/W
(102FA8h)	FREEZ_VCNT_VALUE[7:0]	7:0	Output v-counter freeze position.	
54h	REG102FA9	7:0	Default: 0x00	Access: R/W
(102FA9h)	-	7:3	Reserved.	
	FREEZ_VCNT_VALUE[10:8]	2:0	See description of '102FA8h'	
55h	REG102FAA	7:0	Default: 0x00	Access: R/W
(102FAAh)	LOCK_VCNT_VALUE[7:0]	7:0	V-counter generates output reference signal value This register is active when NEW_LOCK_POINT is high.	
55h	REG102FAB	7:0	Default: 0x00	Access: R/W
(102FABh)	- <b>A</b> V	7:3	Reserved.	
	LOCK_VCNT_VALUE[10:8]	2:0	See description of '102FAAh'.	
56h	REG102FAC	7:0	Default: 0x00	Access: R/W
(102FACh)	<u>.</u> O*	7:6	Reserved.	
	OUTPUT_FIELD_SEL	5	Select field for output referen	ce signal.
	OTUPUT_FIELD_INV	4	Invert field for output referen	ce signal.
	SW_RESET_VCNT_FREEZ	3	Software clear v-counter free:	ze status.
	IVS_SEL	2	Select INSERT_END point as input reference for PLL.	
	NEW_LOCK_POINT	1	New output reference signal f	or frame PLL enable.
	INPUT_FREEZ	0	V-counter freeze enable.	
56h	REG102FAD	7:0	Default: 0x00	Access: RO, R/W
(102FADh)	VCNT_FREEZ_REGION	7	In V-counter freeze status.	
	-	6:2	Reserved.	
	T.	1	Frame number for input reference generate.	



Index (Absolute)	Mnemonic	Bit	Description	•.C
57h	REG102FAE	7:0	Default: 0x00	Access: R/W
(102FAEh)	SUB_Y_SUB_16	7	Sub input Y signal sub 16 enable for BT.656 format.	
	MAIN_Y_SUB_16	6	Main input Y signal sub 16 enable for BT.656 format.	
	SUB_R_MIN_SIGN	5	Sub R min limit for BRI is negative value.	
	SUB_BRI_LIMIT_EN	4	Sub enable BRI input source	limit.
	MAIN_B_MIN_SIGN	3	Main B min limit for BRI is ne	gative value.
	MAIN_G_MIN_SIGN	2	Main G min limit for BRI is ne	egative value.
	MAIN_R_MIN_SIGN	1	Main R min limit for BRI is ne	gative value.
	MAIN_BRI_LIMIT_EN	0	Main enable BRI input source	limit.
57h	REG102FAF	7:0	Default: 0x00	Access: R/W
(102FAFh)	-	7	Reserved.	
	PSEUDO_DE_SHIFT_ONLY	6	Random noise shift only durin	ig valid data period enable
	NOISE_DITH_EN	5	Noise dither enable.	
	GAMMA_REPEAT_MAX	4	Repeat gamma table max value for interpolation.	
CAP_EN 3 Capture image to IP ena		Capture image to IP enable.		
		2:0	Reserved.	
58h	REG102FB0	7:0	Default: 0x00	Access: R/W
(102FB0h)	MAIN_R_MIN_LIMIT[7:0]	7:0	Main R min limit value, s.12 f	ormat sign bit is bit-12.
	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		MAIN_R_MIN_SIGN = 1:	
			MAIN_R_MIN = -MAIN_R_MIN_LIMIT.  MAIN_R_MIN_SIGN = 0:	
			MAIN_R_MIN = MAIN_R_MIN	N_LIMIT.
58h	REG102FB1	7:0	Default: 0x00	Access: R/W
(102FB1h)		7:5	Reserved.	
U	MAIN_R_MIN_LIMIT[12:8]	4:0	See description of '102FB0h'.	
59h	REG102FB2	7:0	Default: 0x00	Access: R/W
(102FB2h)	MAIN_R_MAX_LIMIT[7:0]	7:0	Main R max limit value, 12 fo	rmat.
59h	REG102FB3	7:0	Default: 0x00	Access: R/W
(102FB3h)	-	7:4	Reserved.	
	MAIN_R_MAX_LIMIT[11:8]	3:0	See description of '102FB2h'.	
5Ah	REG102FB4	7:0	Default: 0x00	Access: R/W
(102FB4h)	MAIN_G_MIN_LIMIT[7:0]	7:0	Main G min limit value, s.12 f MAIN_G_MIN_SIGN = 1: MAIN_G_MIN = -MAIN_G_MI	<b>G</b>



Index (Absolute)	Mnemonic	Bit	Description	
			MAIN_G_MIN_SIGN = 0: MAIN_G_MIN = MAIN_G_MIN	I_LIMIT.
5Ah	REG102FB5	7:0	Default: 0x00	Access: R/W
(102FB5h)	-	7:5	Reserved.	
	MAIN_G_MIN_LIMIT[12:8]	4:0	See description of '102FB4h'.	
5Bh	REG102FB6	7:0	Default: 0x00	Access: R/W
(102FB6h)	MAIN_G_MAX_LIMIT[7:0]	7:0	Main R max limit value 12 for	mat.
5Bh	REG102FB7	7:0	Default: 0x00	Access: R/W
(102FB7h)	-	7:4	Reserved.	
	MAIN_G_MAX_LIMIT[11:8]	3:0	See description of '102FB6h'.	
5Ch	REG102FB8	7:0	Default: 0x00	Access: R/W
(102FB8h)	MAIN_B_MIN_LIMIT[7:0]	7:0	Main B min limit value, s.12 fo	ormat sign bit is bit-12.
		~V	MAIN_B_MIN_SIGN = 1:	
			MAIN_R_MIN = -MAIN_B_MIN_LIMIT. MAIN_B_MIN_SIGN = 0:	
			MAIN_R_MIN = MAIN_B_MIN	LIMIT
5Ch	REG102FB9	7:0	Default: 0x00	Access: R/W
(102FB9h)		7:5	Reserved.	7100000111717
	MAIN_B_MIN_LIMIT[12:8]	4:0	See description of '102FB8h'.	
5Dh	REG102FBA	7:0	Default: 0x00	Access: R/W
(102FBAh)	MAIN_B_MAX_LIMIT[7:0]	7:0	Main R max limit value 12 for	mat.
5Dh	REG102FBB	7:0	Default: 0x00	Access: R/W
(102FBBh)	-0	7:4	Reserved.	1
	MAIN_B_MAX_LIMIT[11:8]	3:0	See description of '102FBAh'.	
5Eh	REG102FBC	7:0	Default: 0x00	Access: R/W
(102FBCh)	SUB_R_MIN_LIMIT[7:0]	7:0	Main R min limit value.	1
			S.12 format sign bit is bit-12.	
1			SUB_R_MIN_SIGN = 1: MAIN	_R_MIN =
			-SUB_R_MIN_LIMIT.	
			SUB_R_MIN_SIGN = 0: MAIN SUB_R_MIN_LIMIT.	_R_MIN =
5Eh	REG102FBD	7:0	Default: 0x00	Access: R/W
(102FBDh)	-	7:5	Reserved.	ACCESS. R/ W
(102FBDN)				
	SUB_R_MIN_LIMIT[12:8]	4:0	See description of '102FBCh'.	



Index	Mnemonic	Bit	Description	
(Absolute)			2 document	• •
(102FBEh)	SUB_R_MAX_LIMIT[7:0]	7:0	Main R max limit value, 12 for	rmat.
5Fh	REG102FBF	7:0	Default: 0x00	Access: R/W
(102FBFh)	-	7:4	Reserved.	
	SUB_R_MAX_LIMIT[11:8]	3:0	See description of '102FBEh'.	
60h	REG102FC0	7:0	Default: 0x00	Access: R/W
(102FC0h)	SUB_G_MIN_LIMIT[7:0]	7:0	Main G min limit value, s.12 for SUB_G_MIN_SIGN = 1: MAIN_G_MIN = -SUB_G_MIN SUB_G_MIN_SIGN = 0:	
			MAIN_G_MIN = SUB_G_MIN_	LIMIT.
60h	REG102FC1	7:0	Default: 0x00	Access: R/W
(102FC1h)	-	7:5	Reserved.	17
	SUB_G_MIN_LIMIT[12:8]	4:0	See description of '102FC0h'.	
61h	REG102FC2	7:0	Default: 0x00	Access: R/W
(102FC2h)	SUB_G_MAX_LIMIT[7:0]	7:0	Main R max limit value 12 format.	
61h	1h REG102FC3		Default: 0x00	Access: R/W
(102FC3h)	-6	7:4	Reserved.	
	SUB_G_MAX_LIMIT[11:8]	3:0	See description of '102FC2h'.	
62h	REG102FC4	7:0	Default: 0x00	Access: R/W
(102FC4h)	SUB_B_MIN_LIMIT[7:0]	7:0	Main B min limit value, s.12 format sign bit is bit-12.  SUB_B_MIN_SIGN = 1:  MAIN_R_MIN = -SUB_B_MIN_LIMIT.  SUB_B_MIN_SIGN = 0:  MAIN_R_MIN = SUB_B_MIN_LIMIT.	
62h	REG102FC5	7:0	Default: 0x00	Access: R/W
(102FC5h)	-	7:5	Reserved.	
	SUB_B_MIN_LIMIT[12:8]	4:0	See description of '102FC4h'.	1
63h	REG102FC6	7:0	Default: 0x00	Access: R/W
(102FC6h)	SUB_B_MAX_LIMIT[7:0]	7:0	Main R max limit value 12 for	mat.
63h	REG102FC7	7:0	Default: 0x00	Access: R/W
(102FC7h)	-	7:4	Reserved.	
	SUB_B_MAX_LIMIT[11:8]	3:0	See description of '102FC6h'.	
6Ch	REG102FD8	7:0	Default: 0x00	Access: R/W
(102FD8h)		7	Reserved.	



S_VOP Reg	gister (Bank = 102F, Su	ub-Ban	k = 0F)	
Index (Absolute)	Mnemonic	Bit	Description	<b>,</b> C
	MAIN_BLACK_START[6:0]	6:0	Main window black start.	
6Ch	REG102FD9	7:0	Default: 0x80	Access: R/W
(102FD9h)	MAIN_BLACK_SLOP[7:0]	7:0	Main window black slope.	
6Dh	REG102FDA	7:0	Default: 0x00	Access: R/W
(102FDAh)	-	7	Reserved.	
	MAIN_WHITE_START[6:0]	6:0	Main window white start.	
6Dh	REG102FDB	7:0	Default: 0x80	Access: R/W
(102FDBh)	MAIN_WHITE_SLOP[7:0]	7:0	Main window white slope.	
6Eh	REG102FDC	7:0	Default: 0x00	Access: R/W
(102FDCh)	-	7	Reserved.	<u> </u>
	SUB_BLACK_START[6:0]	6:0	Sub window black start.	
6Eh	REG102FDD	7:0	Default: 0x80	Access: R/W
(102FDDh)	SUB_BLACK_SLOP[7:0]	7:0	Sub window black slope.	
6Fh	REG102FDE	7:0	Default: 0x00	Access: R/W
(102FDEh) <u>.</u>	- (1)	7	Reserved.	
	SUB_WHITE_START[6:0]	6:0	Sub window white start.	
6Fh	REG102FDF	7:0	Default: 0x80	Access: R/W
(102FDFh)	SUB_WHITE_SLOP[7:0]	7:0	Sub window white slope.	T
70h	REG102FE0	7:0	Default: 0x00	Access: R/W
(102FE0h)	- ~()	7:6	Reserved.	
	FWC_SAT_FROM_YUV	5	Saturation Calculation from YI	JV domain.
	FWC_SUB_EN	4	Sub window fresh white corre	ction function on/off.
	2	3:2	Reserved.	
U	FWC_DITHER_EN	1	Fresh white correction function	n dither enable.
	FWC_MAIN_EN	0	Main window fresh white corre	ection function on/off.
70h	REG102FE1	7:0	Default: 0x00	Access: R/W
(102FE1h)	-	7:4	Reserved.	
	FWC_STRENGTH[3:0]	3:0	Fresh white strength.	
71h	REG102FE2	7:0	Default: 0x00	Access: R/W
(102FE2h)	-	7:6	Reserved.	
	FWC_SLOPE[5:0]	5:0	Fresh white strength decreasi color and non-gray color area	• .
71h	REG102FE3	7:0	Default: 0x00	Access: R/W



Index	Mnemonic	Bit	Description	
(Absolute)	Willemonic	DIL	Description	• (
(102FE3h)	FWC_CTH[7:0]	7:0	Fresh white function saturation	on threshold.
72h	REG102FE4	7:0	Default: 0x80	Access: R/W
(102FE4h)	FWC_DELTA_R[7:0]	7:0	R adjust offset.	<b>V</b> (0
72h	REG102FE5	7:0	Default: 0x80	Access: R/W
(102FE5h)	FWC_DELTA_R[15:8]	7:0	See description of '102FE4h'.	
73h	REG102FE6	7:0	Default: 0x80	Access: R/W
(102FE6h)	FWC_DELTA_R[23:16]	7:0	See description of '102FE4h'.	,
73h	REG102FE7	7:0	Default: 0x80	Access: R/W
(102FE7h)	FWC_DELTA_R[31:24]	7:0	See description of '102FE4h'.	
74h	REG102FE8	7:0	Default: 0x80	Access: R/W
(102FE8h)	FWC_DELTA_R[39:32]	7:0	See description of '102FE4h'.	
74h	REG102FE9	7:0	Default: 0x80	Access: R/W
(102FE9h)	FWC_DELTA_R[47:40]	7:0	See description of '102FE4h'.	
75h	REG102FEA	7:0	Default: 0x80	Access: R/W
(102FEAh)	FWC_DELTA_R[55:48]	7:0	See description of '102FE4h'.	
75h	REG102FEB	7:0	Default: 0x80	Access: R/W
(102FEBh)	FWC_DELTA_R[63:56]	7:0	See description of '102FE4h'.	
76h	REG102FEC	7:0	Default: 0x80	Access: R/W
(102FECh)	FWC_DELTA_R[71:64]	7:0	See description of '102FE4h'.	
76h	REG102FED	7:0	Default: 0x80	Access: R/W
(102FEDh)	FWC_DELTA_R[79:72]	7:0	See description of '102FE4h'.	
77h	REG102FEE	7:0	Default: 0x80	Access: R/W
(102FEEh)	FWC_DELTA_R[87:80]	7:0	See description of '102FE4h'.	
77h	REG102FEF	7:0	Default: 0x80	Access: R/W
(102FEFh)	FWC_DELTA_R[95:88]	7:0	See description of '102FE4h'.	
7 <b>A</b> h	REG102FF4	7:0	Default: 0x80	Access: R/W
(102FF4h)	FWC_DELTA_B[7:0]	7:0	B adjust offset.	
7Ah	REG102FF5	7:0	Default: 0x80	Access: R/W
(102FF5h)	FWC_DELTA_B[15:8]	7:0	See description of '102FF4h'.	
7Bh	REG102FF6	7:0	Default: 0x80	Access: R/W
(102FF6h)	FWC_DELTA_B[23:16]	7:0	See description of '102FF4h'.	
7Bh	REG102FF7	7:0	Default: 0x80	Access: R/W
(102FF7h)	FWC_DELTA_B[31:24]	7:0	See description of '102FF4h'.	



S_VOP Re	gister (Bank = 102F, Su	ub-Ban	k = 0F)	
Index (Absolute)	Mnemonic	Bit	Description	<b>.</b> C
7Ch	REG102FF8	7:0	Default: 0x80	Access: R/W
(102FF8h)	FWC_DELTA_B[39:32]	7:0	See description of '102FF4h'.	
7Ch	REG102FF9	7:0	Default: 0x80	Access: R/W
(102FF9h)	FWC_DELTA_B[47:40]	7:0	See description of '102FF4h'.	
7Dh	REG102FFA	7:0	Default: 0x80	Access: R/W
(102FFAh)	FWC_DELTA_B[55:48]	7:0	See description of '102FF4h'.	
7Dh	REG102FFB	7:0	Default: 0x80	Access: R/W
(102FFBh)	FWC_DELTA_B[63:56]	7:0	See description of '102FF4h'.	
7Eh	REG102FFC	7:0	Default: 0x80	Access: R/W
(102FFCh)	FWC_DELTA_B[71:64]	7:0	See description of '102FF4h'.	
7Eh	REG102FFD	7:0	Default: 0x80	Access: R/W
(102FFDh)	FWC_DELTA_B[79:72]	7:0	See description of '102FF4h'.	
7Fh	REG102FFE	7:0	Default: 0x80	Access: R/W
(102FFEh)	FWC_DELTA_B[87:80]	7:0	See description of '102FF4h'.	
7Fh	REG102FFF	7:0	Default: 0x80	Access: R/W
(102FFFh)	FWC_DELTA_B[95:88]	7:0	See description of '102FF4h'.	

## VOP Register (Bank = 102F, Sub-bank = 10)

VOP Regis	ster (Bank = 102F, Sub-b	ank =	= 10)	
Index (Absolute)	Mnemonic	Bit	Description	
01h	REG102F02	7:0	Default: 0x00	Access: R/W
(102F02h)	HSEND0[7:0]	7:0	20h: Recommended value (p	power on default value is 0).
01h	REG102F03	7:0	Default: 0x00	Access: R/W
(102F03h)	-	7:1	Reserved.	
	DB_MASK	0	Double buffer register mask The double buffer register is DB_LOAD.	signal. updated with DB_MASK and
02h	REG102F04	7:0	Default: 0x00	Access: R/W
(102F04h)	VSST[7:0]	7:0 Output VSYNC start (only useful when AOVS= 302h: Recommended value for XGA output (podefault value is 3). 402h: Recommended value for SXGA output.		for XGA output (power on



Index (Absolute)	Mnemonic	Bit	Description		
02h	REG102F05	7:0	Default: 0x00	Access: R/W	
(102F05h)	-	7:4	Reserved.		
	VSRU	3	VSYNC Register Usage. 0: Registers 20h - 23h are used to define output VS 1: Registers 20h and 21h are used to define No Sign VSYNC. Registers 22h and 23h are used to define minimum total.		
	VSST[10:8]	2:0	See description of '102F04h'.		
03h	REG102F06	7:0	Default: 0x00	Access: R/W	
(102F06h)	VSEND[7:0]	7:0	Output VSYNC end (only useful when AOVS= 1). 304h: Recommended value for XGA output (power on default value is 6). 404h: Recommended value for SXGA output.		
03h R (102F07h) _	REG102F07	7:0	Default: 0x00	Access: R/W	
	-	7:3	Reserved.		
	VSEND[10:8]	2:0	See description of '102F06h'.		
04h	REG102F08	7:0	Default: 0x00	Access: R/W	
(102F08h)	DEH\$T[7:0]	7:0	External VD using Sync.  0: Sync is generated from data internally.  1: Sync from external source.		
04h	REG102F09	7:0	Default: 0x00	Access: R/W	
(102F09h)		7:4	Reserved.		
	DEHST[11:8]	3:0	See description of '102F08h'.		
05h	REG102F0A	7;0	Default: 0x00	Access: R/W	
(102F0Ah)	DEHEND[7:0]	7:0	Output DE Horizontal end.		
			447h: Recommended value for XGA output (power on default value is 0). 547h: Recommended value for SXGA output.		
05h	REG102F0B	7:0	Default: 0x00	Access: R/W	
(102F0Bh)	-	7:4	Reserved.		
	DEHEND[11:8]	3:0	See description of '102F0Ah'.		
06h	REG102F0C	7:0	Default: 0x00	Access: R/W	
(102F0Ch)	DEVST[7:0]	7:0	Output DE Vertical Start.  00: Default value.		



VOP Regis	ster (Bank = 102F, Sub-k	oank =	= 10)	
Index (Absolute)	Mnemonic	Bit	Description	<b>.</b> C
06h	REG102F0D	7:0	Default: 0x00	Access: R/W
(102F0Dh)	VSTSEL	7	Vertical Start Select. 0: DEVST[10:0] is Output DE vertical start. 1: DEVST[10:0] is Scaling Image Window vertical start.	
	-	6:4	Reserved.	
	DEVST[11:8]	3:0	See description of '102F0Ch'	
07h	REG102F0E	7:0	7:0 Default: 0x00 Access: R/W 7:0 Output DE Vertical End. 2FFh: Recommended value for XGA output (power on default value is 6). 3FFh: Recommended value for SXGA output.	
(102F0Eh)	DEVEND[7:0]	7:0		
07h	REG102F0F	7:0	Default: 0x00	Access: R/W
(102F0Fh)		7:4	Reserved.	
	DEVEND[11:8]	3:0	See description of '102F0Eh'.	
08h	REG102F10	7:0	Default: 0x00	Access: R/W
(102F10h)	SIHST[7:0]	7:0	O Scaling Image window Horizontal Start.  48h: Recommended value (power on default is 0).	
08h	REG102F11	7:0	Default: 0x00	Access: R/W
(102F11h)		7:4	Reserved.	
	SIHST[11:8]	3:0	See description of '102F10h'.	
09h	REG102F12	7:0	Default: 0x00	Access: R/W
(102F12h)	SIHEND[7:0]	7:0	447h: Recommended value f default is 0). 547h: Recommended value f	
09h	REG102F13	7:0	Default: 0x00	Access: R/W
(102F13h)	-	7:4	Reserved.	
	SIHEND[11:8]	3:0	See description of '102F12h'.	
0Ah	REG102F14	7:0	Default: 0x00	Access: R/W
(102F14h)	SIVST[7:0]	7:0	Scaling Image window Vertic	al Start.
0Ah	REG102F15	7:0	Default: 0x00	Access: R/W
(102F15h)	-	7:4	Reserved.	
	SIVST[11:8]	3:0	See description of '102F14h'.	
0Bh	REG102F16	7:0	Default: 0x00	Access: R/W
(102F16h)	SIVEND[7:0]	7:0	Scaling Image window Vertice	cal End.



Index (Absolute)	Mnemonic	Bit	Description	
			2FFh: Recommended value for XGA output (power of default value is 6). 3FFh: Recommended value for SXGA output.	
0Bh	REG102F17	7:0	Default: 0x00 Access: R/W	
(102F17h)	-	7:4	Reserved.	
	SIVEND[11:8]	3:0	See description of '102F16h'.	
0Ch	REG102F18	7:0	Default: 0x00 Access: R/W	
(102F18h)	HDTOT[7:0]	7:0	Output Horizontal Total. 53fh: Recommended value for XGA output (power on default value is 3). 697h: Recommended value for SXGA output.	
0Ch	REG102F19	7:0	Default: 0x00 Access: R/W	
(102F19h)	. (9	7:4	Reserved.	
	HDTOT[11:8]	3:0	See description of '102F18h'.	
0Dh	REG102F1A	7:0	Default: 0x00 Access: R/W	
(102F1Ah)	VDTOT[7:0]	7:0	Output Vertical Total. 326h: Recommended value for XGA output (power on default value is 3). 42Ah: Recommended value for SXGA output.	
0Dh	REG102F1B	7:0	Default: 0x00 Access: R/W	
(102F1Bh)	- 0	7:4	Reserved	
	VDTOT[11:8]	3:0	See description of '102F1Ah'.	
10h	REG102F20	7:0	Default: 0x00 Access: R/W	
(102F20h)	HSEND[7:0]	7:0	20h: Recommended value (power on default value is	
10h	REG102F21	7:0	Default: 0x4C Access: R/W	
(102F21h)	AOVS	7	Auto Output VSYNC.  0: OVSYNC is defined automatically.  1: OVSYNC is defined manually (register 0x20 - 0x23)	
•	ОUТМ	6	Output Mode. 0: Mode 0. 1: Mode 1.	
	HRSM	5	HSYNC Remove Mode. 0: Normal. 1: Remove HSYNC when GPOA (Bank 2 register0x62 0x6A) is low.	
	VSGP	4	VSYNC uses GPO9.	



VOP Regis	ster (Bank = 102F, Sub-b	ank =	= 10)	
Index (Absolute)	Mnemonic	Bit	Description	<b>,</b> C
			0: Disable. 1: Enable (using Bank 2 regi OVSYNC).	ster 0x59 - 0x61 to define
	ЕНТТ	3	Even H Total.  0: Enable, Output H Total is always even pixels.  1: Disable, Output H Total is always odd pixels.	
	MOD2	2	Mode 2. 0: Disable. 1: Enable.	
	AHRT	10	Auto H total and Read start Tuning enable.  0: Disable.  1: Enable.	
	CTRL	0	ATCTRL function enable. 0: Disable. 1: Enable.	July
11h	REG102F22	7:0	Default: 0x00	Access: R/W
(102F22h)	FPLLMD0	7	7 Frame PLL Mode 0.	
	SL_TUNE_EN	6	Short line tune enable.	
	AUTO_H_TOTAL_UPDATE_EN	5	Enable update AUTO_H_TOT	ΓAL value to H_TOTAL.
	7 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	4:2	Reserved.	
	SSC_SHIFT	1	0: Enable. 1: Disable.	
	CLKDIV2_POINT_SELECT	0	0: Original. 1: New.	
12h	REG102F24	7:0	Default: 0x20	Access: R/W
(102F24h)	LCK_TH[7:0]	7:0	Frame PLL Lock Threshold.	I
12h	REG102F25	7:0	Default: 0x08	Access: R/W
(102F25h)	LCK_TH[15:8]	7:0	See description of '102F24h'	
13h	REG102F26	7:0	Default: 0x10	Access: R/W
(102F26h)	FTNF[7:0]	7:0	Frame Tune Number of Fram	ne.
13h	REG102F27	7:0	Default: 0x10	Access: R/W
(102F27h) FTNS[3:0] 7:4 Tune Frame Number of Short-line tune.		t-line tune.		
	-	3	Reserved.	
	PIP_REG_EN	2	PIP Register Enable.	
	FPLL_REP_EN	1	Frame PLL Report Enable.	



Index	Mnemonic	Bit	Description	
(Absolute)	winemonic	BIT	Description	·.C
	NOISY_GEN	0	Noise Generator.	
14h	REG102F28	7:0	Default: 0x00	Access: R/W
(102F28h)	PFLL_LMT1[7:0]	7:0	Frame PLL Limit.	
14h	REG102F29	7:0	Default: 0x00	Access: R/W
(102F29h)	PFLL_LMT0[7:0]	7:0	Frame PLL Limit	
15h	REG102F2A	7:0	Default: 0x00	Access: R/W
(102F2Ah)	PFLL_LMT[7:0]	7:0	Frame PLL Limit.	•
15h	REG102F2B	7:0	Default: 0x00	Access: R/W
(102F2Bh)	FPLL_LMT_OFST0[7:0]	7:0	Frame PLL Limit Offset low b	oyte.
16h	REG102F2C	7:0	Default: 0x00	Access: R/W
(102F2Ch)	FPLL_LMT_OFST1[7:0]	7:0	Frame PLL Limit Offset high	byte.
16h	REG102F2D	7:0	Default: 0xF0	Access: R/W
(102F2Dh)	M_HBC_GAIN[3:0]	7:4	Main window High brightness enable.	
	M_HBC_EN	3		
	M_HBC_ROUNDING	2		
		1	Reserved.	
,	BRC	0	Brightness function.	
	7, N,		0: Off.	
			1: On.	
19h (102F32h)	REG102F32	7:0	Default: 0x00	Access: R/W
(1021 3211)	ADEAD_EN	7	Ahead mode enable.	
	SWBLBK	6	Sub window Blue screen cold 0: Black color.	or.
	<b>)</b>		1: Blue color.	
	SWBLUE	5	Sub window Blue screen con	ntrol.
			0: Off.	
			1: On.	
7	S_FMCLR_EN	4	Sub window frame color ena	ble.
	-	3	Reserved.	
	MBD_EN	2	Main window Border Enable.	
	MBLK	1	Main window Black screen co	ontrol.
			0: Off.	
		_	1: On.	
	NOSC_EN	0	No Signal Color Enable.	



Lucations	Manageria	D:4	Decemention
Index (Absolute)	Mnemonic	Bit	Description
19h	REG102F33	7:0	Default: 0x00 Access: R/W
(102F33h)	FCL_R[7:0]	7:0	Frame Color - Red.
1Ah	REG102F34	7:0	Default: 0x00 Access: R/W
(102F34h)	FCL_G[7:0]	7:0	Frame Color - Green.
1Ah	REG102F35	7:0	Default: 0x00 Access: R/W
(102F35h)	FCL_B[7:0]	7:0	Frame Color - Blue.
1Bh	REG102F36	7:0	Default: 0x02 Access: R/W
(102F36h)	DITHG[1:0]	7:6	Dither coefficient for G channel.
	DITHB[1:0]	5:4	Dither coefficient for B channel.
	SROT	3	Spatial coefficient Rotate.
			0: Disable.
		<b>Y</b>	1: Enable.
	TROT	2	Temporal coefficient Rotate.
	(		0: Disable. 1: Enable.
0	OBN	1	Output Bits Number (used for 8/10-bit gamma).
			0: 8-bit output.
	<b>N</b> 9 . <b>N</b> 0		1: 6-bit output (power on default value).
	DITH	0	Dither function.
			0: Off.
451			1: On.
1Bh (102F37h)	REG102F37	7:0	Default: 0x2D Access: R/W
(1021 3711)	TL[1:0]	7:6	Top - Left dither coefficient.
	TR[1:0]	5:4	Top - Right dither coefficient.
	BL[1:0]	3:2	Bottom - Left dither coefficient.
	BR[1:0]	1:0	Bottom - Right dither coefficient.
1Ch	REG102F38	7:0	Default: 0x00 Access: R/W
(102F38h)	RST_E_4_FRAME	7	Reset noise generator by frame enable.
	NDMD	6	Noise Dithering Method.
	DATP	5	Dither based on Auto Phase threshold.
			0: Disable. 1: Enable.
	DRT	4	Dither Rotate Type.
		7	0: EOR.
			1: Rotate.



	ster (Bank = 102F, Sub-k		
Index (Absolute)	Mnemonic	Bit	Description
	DT3	3	Dither Type 2 control.  0: Disable dither type 2.  1: Enable dither type 2.
	DT2	2	Dither Type 2.  0: Output data bits 1 and 0 according to input pixel value.  1: Output data bits 2, 1 and 0 according to input pixel value.
	DT1	1	Dither Type 1. 0: Normal. 1: Output data bits 1 and 0 are always 00.
	TDFNC	0	Tempo-Dither Frame Number Control.  0: Tempo-dither every frame.  1: Tempo-dither every 2 frames.
1Ch (102F39h)	REG102F39	7:0	Default: 0x00 Access: R/W Reserved.
	SHORT_1LINE_DISABLE	6	1: Disable. 0: Enable.
	- EGWT	5	Reserved.  Encode Gamma Write.
	HTOTAL	3	H Total End 11.
	HDE_END	2	HDE End 11,
	HFDE_END	1	HFDE End 11.
	OUTFRR_ENO	0	Output Free-run Enable.
1Dh	REG102F3A	7:0	Default: 0x03 Access: R/W
(102F3Ah)	IVS_DIFF_THR[7:0]	7;0	Input vs Different Thresholds.
1Dh (102F3Bh)	REG102F3B	7:0	Default: 0x07 Access: R/W
(102F3BH)	TUNE_FIELD_IP	7	Select insert point of one field for VOP_DISP inset signal.
•	IVS_STB_THR[6:0]	6:0	Input vs Stable Thresholds.
1Eh (102F3Ch)	REG102F3C	7:0	Default: 0x00 Access: R/W
	LMT_ADD_NMB[7:0]	7:0	Limit adjust Number in ACC_FPLL mode.
1Eh (102F3Dh)	REG102F3D	7:0	Default: 0x00 Access: R/W
(TUZF3DII)	FPLL_MD1	7	FPLL Mode 1.
	FPLL_DIS	6	FPLL Stop.
	ACC1_SEL[1:0]	5:4	Select modify numbers. 00: 3/4 diff numbers.



Index (Absolute)	Mnemonic	Bit	Description
			01: 1/2 diff numbers.
			Others: 1/4 diff numbers.
	-	3	Reserved.
	ADD_LINE_SEL	2	Select Add Line into frame or pixel into line.
	CH_CH_MD1	1	ACC FPLL Mode 1.
	CH_CH_MD0	0	ACC FPLL Mode 0.
1Fh	REG102F3E	7:0	Default: 0x00 Access: R/W
(102F3Eh)	IVS_PRD_NUM[7:0]	7:0	Count Number per Input v.s.
1Fh	REG102F3F	7:0	Default: 0x00 Access: R/W
(102F3Fh)	-	7:4	Reserved.
	IVS_PRD_NUM[11:8]	3:0	See description of '102F3Eh'.
21h	REG102F42	7:0	Default: 0x00 Access: R/W
(102F42h)	LCPS	7	LVDS Channel Polarity Swap (P/N swap).
			0: Disable.
			1: Enable.
	LCS X	6	LVDS Channel Swap.
•	S O		0: Disable.
			1: Enable.
		V	When enabled in dual LVDS:
			LVA0M/LVA3M swap, LVA0P/LVA3P swap,
			LVA1M/LVACKM swap, LVA1P/LVACKP swap,
			LVB0M/LVB3M swap, LVB0P/LVB3P swap,
		.0	LVB1M/LVBCKM swap, LVB1P/LVBCKP swap.
			When enabled in single LVDS:
U			LVAOM/LVA3M swap, LVAOP/LVA3P swap,
			LVA1M/LVACKM swap, LVA1P/LVACKP swap.
	MLXT0	5	MSB/LSB Exchange Type for 6/8/10-bit.
,	LTIM	4	LVDS TI Mode.
			0: Normal.
			1: TI Mode.
	OMLX	3	Odd channel MSB/LSB Exchange.
			0: Normal.
			1: Exchange.
	EMLX	2	Even channel MSB/LSB Exchange.



Index (Absolute)	Mnemonic	Bit	Description
			1: Exchange.
	ORBX	1	Odd channel Red/Blue bus Exchange. 0: Normal. 1: Exchange.
	ERBX	0	Even channel Red/Blue bus Exchange.  0: Normal.  1: Exchange.
21h	REG102F43	7:0	Default: 0x00 Access: R/W
(102F43h)	MLXT1	7	MSB/LSB Exchange Type for 6/8/10-bit.
	DOT	6	Differential Output Type.  0: Normal LVDS/RSDS operation.  1: Reduced-swing LVDS/Increased-swing RSDS.
	WHTS	5	White Screen (including Main window and Sub window).  0: Disable.  1: Enable.
	BLSK	4	Black Screen (including Main window and Sub window).  0: Disable.  1: Enable.
	REVERSE	3	REVERSE luminosity. 0: Off. 1: On.
	STO	2	Stagger Output (only used when DPO= 1).  0: Disable.  1: Enable.
	DPX	X P	A/B Port Swap (only used when DPO= 1).  0: Disable.  1: Enable.
	DUAL_PIXEL_OUTPUT	0	Dual Pixel Output. 0: Single pixel. 1: Dual pixel.
22h	REG102F44	7:0	Default: 0x00 Access: R/W
(102F44h)	-	7:6	Reserved.
	AB_SWAP	5	LVDS A/B Port Swap.
	CKSEL[4:0]	4:0	Enable clock of internal control.  00h: TTL output.  11H: Single LVDS output.  13h: Dual LVDS output.



Index (Absolute)	Mnemonic	Bit	Description
22h	REG102F45	7:0	Default: 0x00 Access: R/W
(102F45h)	FBLALL_SET	7	Frame buffer less all set.
	PUT_REG_PTT1	6	Register overwrite 0 bit 1.
	PDP10BIT	5	PDP 10-bit mode, supporting single 10-bit LVDS PDP.
	TTL_LVDS	4	TTL LVDS mode, let single TTL and LVDS use same board
	BRGS	3	B port pixel R/G Swap. 0: Disable. 1: Enable.
	ARGS	2	A port pixel R/G Swap.  0: Disable.  1: Enable.
	BGBS	1	B port pixel G/B Swap. 0: Disable. 1: Enable.
	AGBS	0	A port pixel G/B Swap. 0: Disable. 1: Enable.
23h	REG102F46	7:0	Default: 0x00 Access: R/W
(102F46h)	OSDCHBLEND	7	OSD Character Blending mode.
		6	Reserved.
	NBM	5	New Blending Level.  0: Original blending level (BLENDL = 000 means 0% transparency).
	,		1: New blending level (BLENDL = 000 means 12.5% transparency).
	-	4	Reserved.
	GATP	3	Gamma Automatically On/Off based on Auto Phase value 0: Disable. 1: Enable.
	BLENDL[2:0]	2:0	OSD alpha blending Level. 000: 12.5% transparency. 001: 25.0% transparency. 010: 37.5% transparency. 011: 50.0% transparency. 100: 62.5% transparency. 101: 75.0% transparency. 110: 87.5% transparency.



Index (Absolute)	Mnemonic	Bit	Description	•.0
			111: 100% transparency.	
24h	REG102F48	7:0	Default: 0x00 Access	: <b>R/W</b>
(102F48h)	MNS_COL[7:0]	7:0	Main Window No Signal Color.	<u>(</u>
24h	REG102F49	7:0	Default: 0x00 Access	: R/W
(102F49h)	MBCOL[7:0]	7:0	Main Window Border Color.	1
25h	REG102F4A	7:0	Default: 0x00 Access	: R/W
(102F4Ah)	FPLL_NEW_EN	7	Select FPLL output lock point.	
	SLOW_RAW_LIM[3:0]	6:3	RAW_THRESHOLD in FPLL_TUNE_SL	OW.
	SLOW_CNT_LIM[2:0]	2:0	Count threshold.	
25h	REG102F4B	7:0	Default: 0x00 Access	: R/W
(102F4Bh)	GATED_LVL[1:0]	7:6	ODCLK gated level.	
	FLOCK_DL_LN[2:0]	5:3	Delay line number in Flock mode.	
	FLOCK_AH_LN[2:0]	2:0	Ahead line in Flock mode.	
26h	REG102F4C	7:0	Default: 0x00 Access	: R/W
(102F4Ch)	CM11[7:0]	7:0	Color Matrix Coefficient 11.	
26h	REG102F4D	7:0	Default: 0x00 Access	: R/W
(102F4Dh)	<b>13 17</b> 0	7:5	Reserved.	
	CM11[12:8]	4:0	See description of '102F4Ch'.	
27h	REG102F4E	7:0	Default: 0x00 Access	: R/W
(102F4Eh)	CM12[7:0]	7:0	Color Matrix Coefficient 12.	
27h	REG102F4F	7:0	Default: 0x00 Access	: R/W
(102F4Fh)	-0	7:5	Reserved.	
	CM12[12:8]	4:0	See description of '102F4Eh'.	
28h	REG102F50	7:0	Default: 0x00 Access	: R/W
(102F50h)	CM13[7:0]	7:0	Color Matrix Coefficient 13.	
28h	REG102F51	7:0	Default: 0x00 Access	: R/W
(102F51h)	-	7:5	Reserved.	
	CM13[12:8]	4:0	See description of '102F50h'.	
29h	REG102F52	7:0	Default: 0x00 Access	: R/W
(102F52h)	CM21[7:0]	7:0	Color Matrix Coefficient 21.	
29h	REG102F53	7:0	Default: 0x00 Access	: R/W
(102F53h)	-	7:5	Reserved.	
	CM21[12:8]	4:0	See description of '102F52h'.	



Index (Absolute)	Mnemonic	Bit	Description	•.C
2Ah	REG102F54	7:0	Default: 0x00	Access: R/W
(102F54h)	CM22[7:0]	7:0	Color Matrix Coefficient 22.	
2Ah	REG102F55	7:0	Default: 0x00	Access: R/W
(102F55h)	-	7:5	Reserved.	
	CM22[12:8]	4:0	See description of '102F54h'	2
2Bh	REG102F56	7:0	Default: 0x00	Access: R/W
(102F56h)	CM23[7:0]	7:0	Color Matrix Coefficient 23.	
2Bh	REG102F57	7:0	Default: 0x00	Access: R/W
(102F57h)	-	7:5	Reserved.	
	CM23[12:8]	4:0	See description of '102F56h'	
2Ch	REG102F58	7:0	Default: 0x00	Access: R/W
(102F58h)	CM31[7:0]	7:0	Color Matrix Coefficient 31.	
2Ch	REG102F59	7:0	Default: 0x00	Access: R/W
(102F59h)	-	7:5	Reserved.	
	CM31[12:8]	4:0	See description of '102F58h'	:
2Dh	REG102F5A	7:0	Default: 0x00	Access: R/W
(102F5Ah)	CM32[7:0]	7:0	Color Matrix Coefficient 32.	
2Dh	REG102F5B	7:0	Default: 0x00	Access: R/W
(102F5Bh)	- ~ /	7:5	Reserved.	
	CM32[12:8]	4:0	See description of '102F5Ah'	:
2Eh	REG102F5C	7:0	Default: 0x00	Access: R/W
(102F5Ch)	CM33[7:0]	7:0	Color Matrix Coefficient 33.	
2Eh	REG102F5D	7:0	Default: 0x00	Access: R/W
(102F5Dh)	-	7:5	Reserved.	
	CM33[12:8]	4:0	See description of '102F5Ch'	:
2Fh	REG102F5E	7:0	Default: 0x00	Access: R/W
(102F5Eh)	-	7	Reserved.	
	FTPS	6	Front-TPSCR.	
			0: Disable.	
	0140110	<u> </u> _	1: Enable.	
	CMRND	5	Color Matrix Rounding control: 0: Disable.	Ol.
			1: Enable.	
	CMC	4	Color Matrix Control.	



Index (Absolute)	Mnemonic	Bit	Description	<b>.</b> C
			0: Disable. 1: Enable.	
	-	3	Reserved.	
	RRAN	2	Red Range. 0: 0~255. 1: -128~127.	SCIL
	GRAN	1	Green Range. 0: 0~255. 1: -128~127.	
	BRAN	0	Blue Range. 0: 0~255. 1: -128~127.	
2Fh	REG102F5F	7:0	Default: 0x00	Access: R/W
(102F5Fh)	SSFD	7	Sub window Shift Field.  0: Shift even field.  0: Shift odd field.	O <sub>1</sub> ()
	SSLN[1:0]	6:5	Sub window Shift Line Numb 00: Shift 0 line between odd	
	No Vice	C	01: Shift 1 line between odd 10: Shift 2 lines between od 11: Shift 3 lines between od	d and even field.
	ILIM	4	Insert Line when in Interlace 0: Do not insert.	e Mode.
	MSFD	3	1: Insert.  Main window Shift Field.  0: Shift even field.  1: Shift odd field.	
	MSLN[2:0]	2:0	Main window Shift Line Num 000: Shift 0 line between od 001: Shift 1 lines between o 010: Shift 2 lines between o 011: Shift 3 lines between o 1xx: Shift 4 lines between o	ld and even field. dd and even field. dd and even field. dd and even field.
30h	REG102F60	7:0	Default: -	Access: RO
(102F60h)	IFVP[7:0]	7:0	Insert Fraction Vertical Posit	ion.
30h	REG102F61	7:0	Default: -	Access: RO
(102F61h)	IFVP[15:8]	7:0	See description of '102F60h'	



VOP Regis	ster (Bank = 102F, Sub-k	oank =	= 10)	
Index (Absolute)	Mnemonic	Bit	Description	<b>.</b> C
31h	REG102F62	7:0	Default: -	Access: RO
(102F62h)	IFRACTW[7:0]	7:0	Insert Fraction Width. PD Down value.	~(O)
31h	REG102F63	7:0	Default: -	Access: RO
(102F63h)	IFRACTW[15:8]	7:0	See description of '102F62h'	
32h	REG102F64	7:0	Default: -	Access: RO
(102F64h)	OVSSTAT[7:0]	7:0	Output Vertical Total Status. Lock status. Equal to 1 when phase error	is less than 29h/2Ah.
32h	REG102F65	7:0	Default:	Access: RO
(102F65h)	-	7	Reserved.	
	OVERDESTAT	6 •	Output Vertical DE Status.	13
	-	5:3	Reserved.	
	OVSSTAT[10:8]	2:0	See description of '102F64h'	
33h	REG102F66	7:0	Default: 0x00	Access: R/W
(102F66h)	OHTSTATO[7:0]	7:0	OHSTAT initial value.	
34h	REG102F68	7:0	Default: -	Access: RO
(102F68h)	OHTSTAT1[7:0]	7:0	Output H Total Status.	
35h	REG102F6A	7:0	Default: 0x00	Access: R/W
(102F6Ah)	· O	7:4	Reserved.	
	OHTSTAT2[3:0]	3:0	OHSTAT initial value.	1
36h	REG102F6C	7:0	Default: -	Access: RO
(102F6Ch)	<b>.</b>	7:4	Reserved.	
	OHTSTAT3[3:0]	3:0	OHSTAT initial value.	1
37h	REG102F6E	7:0	Default: 0x00	Access: R/W
(102F6Eh)	FRACST0[7:0]	7:0	Fraction initial value.	1
38h	REG102F70	7:0	Default: -	Access: RO
(102F70h)	FRACST1[7:0]	7:0	Fraction Status.	ı
39h	REG102F72	7:0	Default: 0x00	Access: R/W
(102F72h)	-	7:3	Reserved.	
	FRACST2[2:0]	2:0	Fraction Status.	ı
3Ah	REG102F74	7:0	Default: -	Access: RO
(102F74h)	-	7:3	Reserved.	



Index	Mnemonic	Bit	Description	
(Absolute)				
	FRACST3[2:0]	2:0	Fraction Status.	
3Bh	REG102F76	7:0	Default: 0x00	Access: R/W
(102F76h)	HTTMGN[7:0]	7:0	H Total Margin.	
3Bh	REG102F77	7:0	Default: 0x00	Access: R/W
(102F77h)	SSCMGN[7:0]	7:0	SSC Margin.	<b>7</b> ,
3Ch	REG102F78	7:0	Default: 0x00	Access: R/W
(102F78h)	RSTVALUE0[7:0]	7:0	Read Start initial value.	•
3Dh	REG102F7A	7:0	Default: -	Access: RO
(102F7Ah)	RSTVALUE1[7:0]	7:0	Read Start Value.	
3Eh	REG102F7C	7:0	Default: 0x00	Access: R/W
(102F7Ch)	-	7:5	Reserved.	
	RSTVALUE2[4:0]	4:0	Read Start initial value.	
3Fh	REG102F7E	7:0	Default: -	Access: RO
(102F7Eh)	-	7:5	Reserved.	
	RSTVALUE3[4:0]	4:0	Read Start Value.	
40h	REG102F80	7:0	Default: 0x00	Access: R/W
(102F80h)	1/2 · 1/0	7:6	Reserved.	
	FRONT_BACK	5	Set front back mode.	
		4:0	Reserved.	
41h	REG102F82	7:0	Default: 0x00	Access: R/W
(102F82h)	INP8	7	This bit along with INE_DR\	/3 enables G replace R and E
	<b>.</b>		for gamma mapping.	
	ONE_DRV3	6	Gamma uses G replace R ar	nd B for gamma mapping.
	GABYP	5	Bypass gamma function.	
	-	4:3	Reserved.	
	TUN_FPLL_DL_LN[2:0]	2:0	Delay line numbers of FPLL	mode.
42h	REG102F84	7:0	Default: 0x00	Access: R/W
(102F84h)	LFCOEF1[2:0]	7:5	Loop filter coefficient 1.	
	LFCOEF2[4:0]	4:0	Loop filter coefficient 2.	
42h	REG102F85	7:0	Default: 0x00	Access: R/W
(102F85h)	TUNE_SLOW[7:0]	7:0	Tune number for OVDE lock	value fine tune.
43h	REG102F86	7:0	Default: 0x00	Access: R/W
(102F86h)	TFRACN[7:0]	7:0	Target Fraction Number /	•



Index (Absolute)	Mnemonic	Bit	Description	•. C1
(ribbonato)			Frame PLL limit RK[7:0].	- 1
45h	REG102F8A	7:0	Default: 0x00	Access: RO, R/W
(102F8Ah)	-	7:5	Reserved.	~(0
	FX_PROT	4	Frame Change Protect.	
	-	3:0	Reserved.	
45h	REG102F8B	7:0	Default: 0x40	Access: R/W
(102F8Bh)	TSTMD_REG_EN	7	Test Mode Register Enable. 0: Disable. 1: Enable.	•
	EOCK	6	Use External Clock (pin) as 0 0: Disable (use internal dot 0 1: Enable (use external dot 0	clock).
	. ,	5:3	Reserved.	
	ВРМ	2	Bypass clock Mode (IDCLK a 0: Disable. 1: Enable.	s ODCLK).
	PTEN	1	PLL Test register protect bit.  0: Disable.  1: Enable.	
	LRTM	0	LVDS/RSDS Test Mode enab 0: Disable. 1: Enable.	le.
46h	REG102F8C	7:0	Default: 0x00	Access: R/W
(102F8Ch)	CLKDLYSEL[3:0]	7.4	OCKDLY[3:0]: OCLK Delay a only). 0: 16 steps to adjust. 1: Typical 0.8ns delay/step.	djustment (TCON feature
	OCLK	3	Output CLK control.  0: Normal.  1: Invert.	
	ODE	2	Output DE control. 0: Active high. 1: Active low.	
	ovs	1	Output VSYNC control.  0: Active high.  1: Active low.	



Index (Absolute)	Mnemonic	Bit	Description
	OHS	0	Output HSYNC control.  0: Active high.  1: Active low.
46h	REG102F8D	7:0	Default: 0x00 Access: R/W
(102F8Dh)	-	7:6	Reserved.
	OEDB	5	Output Even Data Bus pin control.  0: Normal.  1: Tri-state.
	OODB	4	Output Odd Data Bus pin control. 0: Normal 1: Tri-state.
	OVS0	3	OVSYNC pin control. 0: Normal. 1: Tri-state.
	OHS0	2	OHSYNC pin control. 0: Normal. 1: Tri-state.
	ODE0	1	ODE pin control. 0: Normal. 1: Tri-state.
	OCLKO	0	OCLK pin control. 0: Normal. 1: Tri-state.
47h	REG102F8E	7:0	Default: 0x00 Access: R/W
(102F8Eh)	DEDRV[1:0]	7:6	Output DE Driving current select.  00: 4mA.  01: 6mA.  10: 8mA.  11: 12mA.
	CLKDRV[1:0]	5:4	Output Clock Driving current select. 00: 4mA. 01: 6mA. 10: 8mA. 11: 12mA.
	ODDDRV[1:0]	3:2	Output data Odd channel Driving current select. 00: 4mA. 01: 6mA. 10: 8mA.



Index (Absolute)	Mnemonic	Bit	Description
			11: 12mA.
	EVENDRV[1:0]	1:0	Output data Even channel Driving current select.  00: 4mA.  01: 6mA.  10: 8mA.  11: 12mA.
48h (102F90h)	REG102F90	7:0	Default: 0x00 Access: R/W
	-	7:6	Reserved.
	SKEW[1:0]	5:4	Output data SKEW.
	ECLKDLY[3:0]	3:0	ECLK Delay adjustment (TCON feature only).  0: 16 steps to adjust.  1: Typical 0.8ns delay/step.
48h (102F91h)	REG102F91	7:0	Default: 0x00 Access: R/W
	TEST_CLK_MODE	7	0: Disable. 1: Enable.
	PLL_DIV2	6	0: Normal. 1: Test clock output divided by 2.
	DDR_TEST	5	1: Select DDR 29est bus.
	TEST_MD_D	4	1: Enable 24-bit test bus output.
		3:0	Reserved
4Bh (102F96h)	REG102F96	7:0	Default: 0x44 Access: R/W
	LP_SET0[7:0]	7:0	Output PLL Set.
4Bh	REG102F97	7:0	Default: 0x55 Access: R/W
(102F97h)	LP_SET0[15:8]	7:0	See description of '102F96h'.
4Ch (102F98h)	REG102F98	7:0	Default: 0x00 Access: R/W
	LP_SET1[7:0]	7:0	Output PLL Set.
50h (102FA0h)	REG102FA0	7:0	Default: 0x00 Access: R/W
	OBN10	7	10-bit Bus enable.
	DITHER_MINUS	6	1: Enable.
	GPODDC	5	GPO, GPO[3] use for DDC DAT/CLK.
	M_GRG	4	Main window Gamma Rounding.
1	-	3:1	Reserved.
	GCFE	0	Gamma correction function enable. 0: Off. 1: On.



Index	Mnemonic	Bit	Description	
(Absolute) 56h	REG102FAC	7:0	Default: 0x00	Access: R/W
(102FACh)	LIM_HS	7.0	Limit Htotal by PWM counter	
	NEW_FIELD_SEL	6	Select field create method.  0: Created by Vsync and Hsy  1: Created by VFDE.	*(0
	SEL_OSD_AL	5	Select OSD down count inde 0: VFDE end. 1: Vsync end.	
	-	4:0	Reserved.	T
57h	REG102FAE	7:0	Default:	Access: RO
(102FAEh)	REM[7:0]	7:0	Htotal REMainder value.	
57h	REG102FAF	7:0	Default: -	Access: RO
(102FAFh)		7:4	Reserved.	
	REM[11:8]	3:0	See description of '102FAEh'	
58h	REG102FB0	7:0	Default: 0x00	Access: R/W
	PWM5DIV[7:0]	7:0	PWM5 CLK div factor.	
58h	REG102FB1	7:0	Default: 0x00	Access: R/W
(102FB1h)		7:1	Reserved.	
	PWM5DIV[8]	0	See description of '102FB0h'	I
59h	REG102FB2	7:0	Default: 0x00	Access: R/W
(102FB2h)	PWM5DUTY[7:0]	7:0	PWM5 period.	Т
5Ah	REG102FB4	7:0	Default: 0x00	Access: R/W
(102FB4h)	TRACE_PHASE_HTOTAL[7:0]	7:0	New Htotal for fast phase of when TRACE_PHASE_EN is s	
ōΑh	REG102FB5	7:0	Default: 0x00	Access: R/W
(102FB5h)	_	7	Reserved.	
	NEW_HBC_CLAMP	6	Clamp function for HBC gain	,
	NEW_HBC_GAIN	5	HBC gain mode. 0: 0.4. 1: 0.04.	
	TRACE_PHASE_EN	4	Enable modify Htotal for fast	phase offset reduction.
	TRACE_PHASE_HTOTAL[11:8]	3:0	See description of '102FB4h'	
64h	REG102FC8	7:0	Default: 0x07	Access: R/W
(102FC8h)	BIUCLK_DIV[7:0]	7:0	Calculate VDE ratio BIUCLK	divider.



Index	Mnemonic	Bit	Description	
(Absolute)				• •
64h	REG102FC9	7:0	Default: 0x00	Access: R/W
(102FC9h)	-	7:1	Reserved.	-0
	RPT_VRATIO_EN	0	Report VDE Vtotal ratio enal	ble.
65h	REG102FCA	7:0	Default: 0x00	Access: R/W
(102FCAh)	PIP_OP2_0_REG[7:0]	7:0		
65h	REG102FCB	7:0	Default: 0x00	Access: R/W
(102FCBh)	PIP_OP2_1_REG[7:0]	7:0		
66h	REG102FCC	7:0	Default: 0x00	Access: R/W
(102FCCh)	PIP_OP2_2_REG[7:0]	7:0		T
66h	REG102FCD	7:0	Default: 0x00	Access: R/W
(102FCDh)	PIP_OP2_3_REG[7:0]	7:0		
67h	REG102FCE	7:0	Default: 0x00	Access: R/W
(102FCEh)	PIP_OP2_4_REG[7:0]	7:0	/ · · · · · · · · · · · · · · · · · · ·	
67h	REG102FCF	7:0	Default: 0x00	Access: R/W
(102FCFh)	PIP_OP2_5_REG[7:0]	7:0	V 0.	
68h	REG102FD0	7:0	Default: -	Access: RO
(102FD0h)	VDE_PRD_VALUE[7:0]	7:0	Input VDE PRD value.	
68h	REG102FD1	7:0	Default: -	Access: RO
(102FD1h)	VDE_PRD_VALUE[15:8]	7:0	See description of '102FD0h	
69h	REG102FD2	7:0	Default: -	Access: RO
(102FD2h)	VTT_PRD_VALUE[7:0]	7:0	Input Vtt PRD value.	
69h	REG102FD3	7:0	Default: -	Access: RO
(102FD3h)	VTT_PRD_VALUE[15:8]	7:0	See description of '102FD2h	
6Ah	REG102FD4	7:0	Default: 0x00	Access: R/W
(102FD4h)	HIFRC_SROT	7	Enable HIFRC spatial rotation	n.
	RAN[1:0]	6:5	Enable HIFRC RANdom nois	e latch for rotation.
,	F2_EN	4	Enable noise repeats 2 fram	es.
	NEW_DITH_M	3	New dither method select.	
	-	2	Reserved.	
	PSEUDO_EN_T	1	Enable dither pattern rotation	on line by line.
	PSEUDO_EN_S	0	Enable dither pattern rotation	on frame by frame.
6Ah	REG102FD5	7:0	Default: 0x00	Access: R/W
(102FD5h)	-	7	Reserved.	



	ster (Bank = 102F, Sub-k			
Index (Absolute)	Mnemonic	Bit	Description	·.C
	OSD_HDE_SEL	6	Select OSD_HDE with VFDE	signal.
			0: OSD_HDE = HFDE. 1: OSD_HDE = HFDE & VFD	
	PSE_RST_NUM[1:0]	5:4	Frame period for dither pseu	
	H_RAN_EN	3	H direction using random no	
	NEW_ACBD	2	Swap HIFRC probability sequ	
	OLD_HIFRC	1	Select old HIFRC dither meth	
	RAN_DIR_EN	0	Enable noise as rotate direct	
6Ch	REG102FD8	7:0	Default: 0x00	Access: R/W
(102FD8h)	LUT_RAM_ADDRESS[7:0]	7:0	LUT table read/write address	S.
6Dh	REG102FDA	7:0	Default: 0x00	Access: R/W
(102FDAh)	LUT_W_FLAG2	7 •	LUT table blue write comma	nd.
	LUT_W_FLAG1	6	LUT table green write comm	and.
	LUT_W_FLAG0	5	LUT table red write comman	d.
	-	4	Reserved.	
	LUT_BW_CH_SEL[1:0]	3:2	Lut table burst write channe	I selection:
•	12, 12O	~(	00: Select R channel. 01: Select G channel.	
			10: Select B channel.	
			11: Select all R/G/B channels	S.
	- ~(0)	1	Reserved.	
	LUT_BW_MAIN_EN	0	Lut table burst write enable.	T
6Dh	REG102FDB	7:0	Default: 0x00	Access: R/W
(102FDBh)	LUT_R_FLAG2	7	LUT table blue read commar	nd.
U	LUT_R_FLAG1	6	LUT table green read comma	and.
	LUT_R_FLAG0	5	LUT table red read command	d.
	-	4:1	Reserved.	
	LUT_BW_FLAG	0	Lut table burst write status v	
6Eh (102FDCh)	REG102FDC	7:0	Default: 0x00	Access: R/W
(1021 DGII)	WR_R[7:0]	7:0	Data write to R LUT SRAM a selected channel.	nd burst mode data write to
6Eh	REG102FDD	7:0	Default: 0x00	Access: R/W
(102FDDh)	-	7:4	Reserved.	
	WR_R[11:8]	3:0	See description of '102FDCh	ı •



vor kegi:	ster (Bank = 102F, Sub-b	Jank =	- 10)	
Index (Absolute)	Mnemonic	Bit	Description	·.C
6Fh	REG102FDE	7:0	Default: 0x00	Access: R/W
(102FDEh)	WR_G[7:0]	7:0	Data write to G LUT SRAM.	
6Fh	REG102FDF	7:0	Default: 0x00	Access: R/W
(102FDFh)	-	7:4	Reserved.	
	WR_G[11:8]	3:0	See description of '102FDEh'	2
70h	REG102FE0	7:0	Default: 0x00	Access: R/W
(102FE0h)	WR_B[7:0]	7:0	Data write to B LUT SRAM.	
70h	REG102FE1	7:0	Default: 0x00	Access: R/W
(102FE1h)	-	7:4	Reserved.	
	WR_B[11:8]	3:0	See description of '102FE0h'	
71h	REG102FE2	7:0	Default: -	Access: RO
(102FE2h)	RD_R[7:0]	7:0	Data read from R LUT SRAM	
71h	REG102FE3	7:0	Default: -	Access: RO
(102FE3h)	_	7:4	Reserved.	
	RD_R[11:8]	3:0	See description of '102FE2h'.	
72h	REG102FE4	7:0	Default: -	Access: RO
(102FE4h)	RD_G[7:0]	7:0	Data read from G LUT SRAM	l.
72h	REG102FE5	7:0	Default: -	Access: RO
(102FE5h)		7:4	Reserved.	
	RD_G[11:8]	3:0	See description of '102FE4h'.	
73h	REG102FE6	7:0	Default: -	Access: RO
(102FE6h)	RD_B[7:0]	7:0	Data read from B LUT SRAM	
73h	REG102FE7	7:0	Default: -	Access: RO
(102FE7h)	-	7:4	Reserved.	
	RD_B[11:8]	3:0	See description of '102FE6h'	
74h	REG102FE8	7:0	Default: 0x00	Access: RO, R/W
(102FE8h)	-	7:4	Reserved.	
	CLR_MLOAD_TOO_SLOW	3	Clear auto mload gamma too	slow flag.
	MLOAD_TOO_SLOW	2	Auto mload gamma too slow	flag.
	AUTO_MLOAD_SWITCH	1	Enable auto mload gamma s	witch gamma table by frame.
	AUTO_MLOAD_GAMMA	0	Enable auto mload gamma fi	unction.
75h	REG102FEA	7:0	Default: 0x00	Access: R/W
(102FEAh)	MLOAD_GAMMA_BASE0[7:0]	7:0	Gamma table base address (	 ).



VOP Register (Bank = 102F, Sub-bank = 10)				
Index (Absolute)	Mnemonic	Bit	Description	;C
75h	REG102FEB	7:0	Default: 0x00	Access: R/W
(102FEBh)	MLOAD_GAMMA_BASE0[15:8]	7:0	See description of '102FEAh'	
76h	REG102FEC	7:0	Default: 0x00	Access: R/W
(102FECh)	MLOAD_GAMMA_BASE0[23:16]	7:0	See description of '102FEAh'	
77h	REG102FEE	7:0	Default: 0x00	Access: R/W
(102FEEh)	MLOAD_GAMMA_BASE1[7:0]	7:0	Gamma table base address	
77h	REG102FEF	7:0	Default: 0x00	Access: R/W
(102FEFh)	MLOAD_GAMMA_BASE1[15:8]	7:0	See description of '102FEEh'	
78h	REG102FF0	7:0	Default: 0x00	Access: R/W
(102FF0h)	MLOAD_GAMMA_BASE1[23:16]	7:0	See description of '102FEEh'	
79h	REG102FF2	7:0	Default: 0x00	Access: R/W
(102FF2h)	MLOAD_CNT[7:0]	7:0	Load gamma table from DRA	AM number.
7Ah	REG102FF4	7:0	Default: 0x00	Access: R/W
(102FF4h)	R_MAX_BASE0[7:0]	7:0	Max value for R channel gan	nma table 0.
7Ah	REG102FF5	7:0	Default: 0x00	Access: R/W
(102FF5h)		7:4	Reserved.	
	R_MAX_BASE0[11:8]	3:0	See description of '102FF4h'	:
7Bh	REG102FF6	7:0	Default: 0x00	Access: R/W
(102FF6h)	R_MAX_BASE1[7:0]	7:0	Max value for R channel gan	nma table 1.
7Bh	REG102FF7	7:0	Default: 0x00	Access: R/W
(102FF7h)		7:4	Reserved.	
	R_MAX_BASE1[11:8]	3:0	See description of '102FF6h'	:
7Ch	REG102FF8	7:0	Default: 0x00	Access: R/W
(102FF8h)	G_MAX_BASE0[7:0]	7:0	Max value for G channel gan	nma table 0.
7Ch	REG102FF9	7:0	Default: 0x00	Access: R/W
(102FF9h)	-	7:4	Reserved.	
	G_MAX_BASE0[11:8]	3:0	See description of '102FF8h'	•
7Dh	REG102FFA	7:0	Default: 0x00	Access: R/W
(102FFAh)	G_MAX_BASE1[7:0]	7:0	Max value for G channel gan	nma table 1.
7Dh	REG102FFB	7:0	Default: 0x00	Access: R/W
(102FFBh)	-	7:4	Reserved.	
	G_MAX_BASE1[11:8]	3:0	See description of '102FFAh'	
7Eh	REG102FFC	7:0	Default: 0x00	Access: R/W



VOP Regis	ster (Bank = 102F, Sub-b	ank =	= 10)	
Index (Absolute)	Mnemonic	Bit	Description	<b>.</b> C
(102FFCh)	B_MAX_BASE0[7:0]	7:0	Max value for B channel gan	nma table 0.
7Eh	REG102FFD	7:0	Default: 0x00	Access: R/W
(102FFDh)	-	7:4	Reserved.	
	B_MAX_BASE0[11:8]	3:0	See description of '102FFCh'	
7Fh	REG102FFE	7:0	Default: 0x00	Access: R/W
(102FFEh)	B_MAX_BASE1[7:0]	7:0	Max value for B channel gan	nma table 1.
7Fh	REG102FFF	7:0	Default: 0x00	Access: R/W
(102FFFh)		7:4	Reserved.	
	B_MAX_BASE1[11:8]	3:0	See description of '102FFEh'	

## SCMI Register (Bank = 102F, Sub-bank = 12)

SCMI Reg	jister (Bank = 102F, Sub-b	ank =	= 12)	- 7/2
Index (Absolute)	Mnemonic	Bit	Description	),
01h	REG102F02	7:0	Default: 0x00	Access: R/W
(102F02h)	FBL_ONLY	7	F2 frame buffer less mode e	enable.
		6	Reserved.	
	RGB_YUV444_10BIT_F2	5	F2 RGB/YUV 444 10-bits for	mat.
	RGB_YUV444_8BIT_F2	4	F2 RGB/YUV 444 8-bits form	nat.
	MEM_MODE6_TO_7_F2	3	F2 memory data configuration	on from mode 6 change to
			mode 7.	
	MEM_MODE5_TO_7_F2	2	F2 memory data configuration mode 7.	on from mode 5 change to
	MEM_MODE5_TO_6_F2	1	F2 memory data configuration mode 6.	on from mode 5 change to
	MEM_MODE5_TO_4_F2	0	F2 memory data configuration mode 4.	on from mode 5 change to
01h	REG102F03	7:0	Default: 0x00	Access: R/W
(102F03h)	-	7	Reserved.	
	MOTION_TH1_F2[2:0]	6:4	F2 Motion Threshold for nor	mal case.
	STILL_MODE_F2	3	F2 image freeze enable.	
	DE_INTL_MD_F2[2:0]	2:0	F2 IP memory data format.	
02h	REG102F04	7:0	Default: 0x00	Access: R/W



SCMI Reg	jister (Bank = 102F, Sub-b	ank :	= 12)
Index (Absolute)	Mnemonic	Bit	Description
(102F04h)	OPM_MEM_CONFIG_F2[3:0]	7:4	F2 OP memory data format.
	IPM_MEM_CONFIG_F2[3:0]	3:0	F2 IP memory data format.
02h	REG102F05	7:0	Default: 0x00 Access: R/W
(102F05h)	CAPTURE_START_F2	7	F2 image capture start.
	IPM_READ_OFF_F2	6	F2 force IP read request disable.
	MADI_FORCE_OFF_F2	5	F2 force MADI off.
	MADI_FORCE_ON_F2	4	F2 force MADI on.
	FBL_25D	3	F2 frame buffer less de-interlace mode.
	YC_SEPARATE_F2	2	F2 YC separate in FB.
	OPM_CONFIG_DEFINE_F2	1	F2 OP enable define memory data format.
	IPM_CONFIG_DEFINE_F2	0	F2 IP enable define memory data format.
03h	REG102F06	7:0	Default: 0x00 Access: R/W
(102F06h)	IPM_REQ_RST_F2	7	F2 reset IP to MIU request signal.
	DUMMY03_6_6	6	
	OPM_LINEAR_EN_F2	5	F2 OP linear address enable.
	IPM_LINEAR_EN_F2	4	F2 IP linear address enable.
	OPM_4READ_EN_F2	3	F2 OP read 4 fields enable.
	OPM_3READ_EN_F2	2	F2 OP read 3 fields enable.
	OPM_2READ_EN_F2	7	F2 OP read 2 fields enable.
	OPM_1READ_EN_F2	0	F2 OP read 1 field enable.
03h	REG102F07	7:0	Default: 0x08 Access: R/W
(102F07h)	FRC_AUTO	7	Insert/Lock Vsync signal FRC auto select.
	LOCK_F1	6	Insert/Lock Vsync signal lock with F1.
O	IPM_V_MIRROR_F2	5	F2 IP Vertical mirror enable.
	IPM_H_MIRROR_F2	4	F2 IP Horizontal mirror enable.
	FILM_HIGH_PRI_F2	3	F2 OP dot line select high priority when film mode active.
	FILM_NOC_INVERT_F2	2	F2 OP film dot line data select.
	DOT_LN_PON_SEL_F2	1	F2 OP MADI dot line data select.
	YC_SWAP_EN_F2	0	F2 OP Y/C data swap enable.
04h	REG102F08	7:0	Default: 0x00 Access: R/W
(102F08h)	3FRAME_MODE_F2	7	F2 3 frames buffer for progressive mode.
	8FRAME_MODE_F2	6	F2 8 frames buffer for progressive mode.
	-	5:4	Reserved.



SCIVIT Reg	jister (Bank = 102F, Sub-k	ank :	= 1 <i>2)</i>	
Index (Absolute)	Mnemonic	Bit	Description	
	Y8_M4_ONLY_MODE_F2	3	F2 FB store Y8/M4 only mode.	
	Y8_ONLY_MODE_F2	2	F2 FB store Y-8bits only.	
	BOB_YMR_10_EN_F2	1	F2 10-bits Bob mode with Y motion.	
	BOB_YMR_8_EN_F2	0	F2 8-bits Bob mode with Y motion.	
04h	REG102F09	7:0	Default: 0x00 Access: R/W	
(102F09h)	-	7	Reserved.	
	DUMMY04_14_14	6	F2 FB store Y-8bits only.	
	IPM_444_READ_EN_F2	5	F2 IP 444 format read from memory enable.	
	IP_2FRAME_BYPASS_F2	4	F2 IP bypass two frames data to OPM.	
	IP_BYPASS_ALL_F2	3	F2 IP bypass to OPM, OPM read request off.	
	IP_BYPASS_INTERLACE_F2	2	F2 IP bypass to OPM, OPM interlace read from MIU/IP	
	IPM_Y_ONLY_W_F2	1	F2 IP write Y only.	
	IPM_Y_ONLY_R_F2	0	F2 IP read Y only.	
05h	REG102F0A	7:0	Default: 0x00 Access: R/W	
(102F0Ah) [	DUMMY05_6_13[1:0]	7:6	V 0.	
	FRC_FREEMD_F2	5	F2 Force output odd/even toggle when 2DDi for interlactinput.	
	MIU_SELECT_F2	4	F2 access MIU0 or MIU1 select.	
	FRC_WITH_LCNT_F2	3	F2 frame rate convert dependence with IP write line count.	
	W_LCNT_STATUS_SEL_F2[2:0]	2:0	F2 IP write line count status select.	
05h	REG102F0B	7:0	Default: 0x00 Access: R/W	
(102F0Bh)	CCS4PAL_EN_F2	7	F2 post CCS for PAL enable.	
	READ_Y_F_FN4_F2	6	F2 read Y(n) and Y(n-4) for PAL CCS.	
	DUMMY05_6_13[7:2]	5:0	See description of '102F0Ah'.	
06h	REG102F0C	7:0	Default: 0x00 Access: R/W	
(102F0Ch)	DUMMY06_0_15[7:0]	7:0		
06h	REG102F0D	7:0	Default: 0x00 Access: R/W	
(102F0Dh)	DUMMY06_0_15[15:8]	7:0	See description of '102F0Ch'.	
07h	REG102F0E	7:0	Default: 0x88 Access: R/W	
(102F0Eh)	W_VP_CNT_CLR_F2	7	F2 IP write mask field count clear.	
	W_MASK_MODE_F2[2:0]	6:4	F2 IP write mask number by field.	
	IPM_STATUS_CLR_F2	3	F2 IP status clear enable.	



SCMI Reg	jister (Bank = 102F, Sub-b	ank :	= 12)	
Index (Absolute)	Mnemonic	Bit	Description	<b>.</b> C
	IPM_RREQ_FORCE_F2	2	F2 IP read request force ena	able.
	IPM_RREQ_OFF_F2	1	F2 IP read request disable.	
	IPM_WREQ_OFF_F2	0	F2 IP write request disable.	
07h	REG102F0F	7:0	Default: 0x00	Access: R/W
(102F0Fh)	RW_BANK_MAP_F2[1:0]	7:6	F2 read/write bank mapping	mode.
	4FRAME_MODE_F2	5	F2 4 frames buffer for progr	essive mode.
	BK_FIELD_INV_F2	4	F2 read/write bank inverse.	
	OPM_RBANK_FORCE_F2	3	F2 OP force read bank enab	le.
	OPM_RBANK_SEL_F2[2:0]	2:0	F2 OP force read bank selec	t.
08h	REG102F10	7:0	Default: 0x00	Access: R/W
(102F10h)	IPM_BASE_ADDR0_F2[7:0]	7:0	F2 IP frame buffer base add	ress 0.
08h	REG102F11	7:0	Default: 0x00	Access: R/W
(102F11h)	IPM_BASE_ADDR0_F2[15:8]	7:0	See description of 102F10h	
09h	REG102F12	7:0	Default: 0x00	Access: R/W
(102F12h)	IPM_BASE_ADDR0_F2[23:16]	7:0	See description of '102F10h'	
0Ah	REG102F14	7:0	Default: 0x00	Access: R/W
(102F14h)	IPM_BASE_ADDR1_F2[7:0]	7:0	F2 IP frame buffer base add	ress 1.
0Ah	REG102F15	7:0	Default: 0x00	Access: R/W
(102F15h)	IPM_BASE_ADDR1_F2[15:8]	7:0	See description of '102F14h'	
0Bh	REG102F16	7:0	Default: 0x00	Access: R/W
(102F16h)	IPM_BASE_ADDR1_F2[23:16]	7:0	See description of '102F14h'	
0Ch	REG102F18	7:0	Default: 0x00	Access: R/W
(102F18h)	JPM_BASE_ADDR2_F2[7:0]	7:0	F2 IP frame buffer base add	ress 2.
0Ch	REG102F19	7:0	Default: 0x00	Access: R/W
(102F19h)	IPM_BASE_ADDR2_F2[15:8]	7:0	See description of '102F18h'	•
0Dh	REG102F1A	7:0	Default: 0x00	Access: R/W
(102F1Ah)	IPM_BASE_ADDR2_F2[23:16]	7:0	See description of '102F18h'	•
0Eh	REG102F1C	7:0	Default: 0x00	Access: R/W
(102F1Ch)	IPM_OFFSET_F2[7:0]	7:0	F2 IP frame buffer line offse	t (pixel unit).
0Eh	REG102F1D	7:0	Default: 0x00	Access: R/W
(102F1Dh)	-	7:4	Reserved.	
	IPM_OFFSET_F2[11:8]	3:0	See description of '102F1Ch'	
0Fh	REG102F1E	7:0	Default: 0x00	Access: R/W



SCMI Reg	gister (Bank = 102F, Sub-b	ank :	= 12)	
Index (Absolute)	Mnemonic	Bit	Description	·C
(102F1Eh)	IPM_FETCH_NUM_F2[7:0]	7:0	F2 IP fetch pixel number of	one line.
0Fh	REG102F1F	7:0	Default: 0x00	Access: R/W
(102F1Fh)	-	7:4	Reserved.	
	IPM_FETCH_NUM_F2[11:8]	3:0	See description of '102F1Eh	
10h	REG102F20	7:0	Default: 0x00	Access: R/W
(102F20h)	OPM_BASE_ADDR0_F2[7:0]	7:0	F2 OP frame buffer base ad	dress 0.
10h	REG102F21	7:0	Default: 0x00	Access: R/W
(102F21h)	OPM_BASE_ADDR0_F2[15:8]	7:0	See description of '102F20h	
11h	REG102F22	7:0	Default: 0x00	Access: R/W
(102F22h)	OPM_BASE_ADDR0_F2[23:16]	7:0	See description of '102F20h	
12h	REG102F24	7:0	Default: 0x00	Access: R/W
(102F24h)	OPM_BASE_ADDR1_F2[7:0]	7:0	F2 OP frame buffer base ad	dress 1.
12h	REG102F25	7:0	Default: 0x00	Access; R/W
(102F25h)	OPM_BASE_ADDR1_F2[15:8]	7:0	See description of '102F24h	
13h	REG102F26	7:0	Default: 0x00	Access: R/W
(102F26h)	OPM_BASE_ADDR1_F2[23:16]	7:0	See description of 102F24h	ı
14h	REG102F28	7:0	Default: 0x00	Access: R/W
(102F28h)	OPM_BASE_ADDR2_F2[7:0]	7:0	F2 OP frame buffer base ad	dress 2.
14h	REG102F29	7:0	Default: 0x00	Access: R/W
(102F29h)	OPM_BASE_ADDR2_F2[15:8]	7:0	See description of '102F28h	ı
15h	REG102F2A	7:0	Default: 0x00	Access: R/W
(102F2Ah)	OPM_BASE_ADDR2_F2[23:16]	7:0	See description of '102F28h	ı
16h	REG102F2C	7:0	Default: 0x00	Access: R/W
(102F2Ch)	OPM_OFFSET_F2[7:0]	7:0	F2 OP frame buffer line offs	et (pixel unit).
16h	REG102F2D	7:0	Default: 0x00	Access: R/W
(102F2Dh)	-	7:4	Reserved.	
	OPM_OFFSET_F2[11:8]	3:0	See description of '102F2Ch	
17h	REG102F2E	7:0	Default: 0x00	Access: R/W
(102F2Eh)	OPM_FETCH_NUM_F2[7:0]	7:0	F2 OP fetch pixel number of	f one line.
17h	REG102F2F	7:0	Default: 0x00	Access: R/W
(102F2Fh)	-	7:4	Reserved.	
	OPM_FETCH_NUM_F2[11:8]	3:0	See description of '102F2Eh	•
18h	REG102F30	7:0	Default: 0x00	Access: R/W



SCMI Reg	gister (Bank = 102F, Sub-b	ank :	= 12)
Index (Absolute)	Mnemonic	Bit	Description
(102F30h)	IPM_VCNT_LIMIT_NUM_F2[7:0]	7:0	F2 IP line count limit number for frame buffer write.
18h	REG102F31	7:0	Default: 0x00 Access: R/W
(102F31h)	-	7:5	Reserved.
	IPM_VCNT_LIMIT_EN_F2	4	F2 IP line count limit enable.
	IPM_VCNT_LIMIT_NUM_F2[11:8]	3:0	See description of '102F30h'.
1Ah	REG102F34	7:0	Default: 0x00 Access: R/W
(102F34h)	IPM_W_LIMIT_ADR_F2[7:0]	7:0	F2 IP write limit address.
1Ah	REG102F35	7:0	Default: 0x00 Access: R/W
(102F35h)	IPM_W_LIMIT_ADR_F2[15:8]	7:0	See description of '102F34h'.
1Bh	REG102F36	7:0	Default: 0x00 Access: R/W
(102F36h)	IPM_W_LIMIT_ADR_F2[23:16]	7:0	See description of '102F34h'.
1Bh	REG102F37	7:0	Default: 0x00 Access: R/W
(102F37h)		7:2	Reserved.
	IPM_W_LIMIT_EN_F2		F2 IP write limit enable.
	IPM_W_LIMIT_MIN_F2	0	F2 IP write limit flag 0: maximum 1: minimum.
1Ch	REG102F38	7:0	Default: 0x00 Access: R/W
(102F38h)	SW_HMIR_OFFSET_F2[7:0]	7:0	F2 IP H mirror line offset.
1Ch	REG102F39	7:0	Default: 0x00 Access: R/W
(102F39h)		7:5	Reserved.
	SW_HMIR_OFFSET_EN_F2	4	F2 IP H mirror line offset software setting enable.
	SW_HMIR_OFFSET_F2[11:8]	3:0	See description of '102F38h'.
1Dh	REG102F3A	7:0	Default: 0x00 Access: R/W
(102F3Ah)	DUMMY1D_0_15[7:0]	7:0	
1Dh	REG102F3B	7:0	Default: 0x00 Access: R/W
(102F3Bh)	DUMMY1D_0_15[15:8]	7:0	See description of '102F3Ah'.
1Eh	REG102F3C	7:0	Default: 0x00 Access: R/W
(102F3Ch)	DUMMY1E_0_15[7:0]	7:0	
1Eh	REG102F3D	7:0	Default: 0x00 Access: R/W
(102F3Dh)	DUMMY1E_0_15[15:8]	7:0	See description of '102F3Ch'.
1Fh	REG102F3E	7:0	Default: 0x00 Access: R/W
(102F3Eh)	DUMMY1F_0_15[7:0]	7:0	
1Fh	REG102F3F	7:0	Default: 0x00 Access: R/W
(102F3Fh)	DUMMY1F_0_15[15:8]	7:0	See description of '102F3Eh'.



SCMI Reg	jister (Bank = 102F, Sub-b	ank :	= 12)	
Index (Absolute)	Mnemonic	Bit	Description	<b>.</b> C
20h	REG102F40	7:0	Default: 0x10	Access: R/W
(102F40h)	IPM_RREQ_THRD_F2[7:0]	7:0	F2 IP FIFO threshold for rea	ad request.
20h	REG102F41	7:0	Default: 0x10	Access: R/W
(102F41h)	IPM_RREQ_HPRI_F2[7:0]	7:0	F2 IP high priority threshold	for read request.
21h	REG102F42	7:0	Default: 0x10	Access: R/W
(102F42h)	IPM_WREQ_THRD_F2[7:0]	7:0	F2 IP FIFO threshold for wri	ite request.
21h	REG102F43	7:0	Default: 0x10	Access: R/W
(102F43h)	IPM_WREQ_HPRI_F2[7:0]	7:0	F2 IP high priority threshold	for write request.
22h	REG102F44	7:0	Default: 0x10	Access: R/W
(102F44h)	IPM_RREQ_MAX_F2[7:0]	7:0	F2 IP read request max nun	nber.
22h	REG102F45	7:0	Default: 0x10	Access: R/W
(102F45h)	IPM_WREQ_MAX_F2[7:0]	7:0	F2 IP write request max number.	
23h	REG102F46	7:0	Default: 0x10	Access: R/W
(102F46h)	OPM_RREQ_THRD[7:0]	7:0	OP FIFO threshold for read	request.
23h	REG102F47	7:0	Default: 0x10	Access: R/W
(102F47h)	OPM_RREQ_HPRI[7:0]	7:0	OP high priority threshold fo	or read request.
24h	REG102F48	7:0	Default: 0x20	Access: R/W
(102F48h)	OPM_RREQ_MAX[7:0]	7:0	OP read request max numb	er.
24h	REG102F49	7:0	Default: 0x00	Access: R/W
(102F49h)	OPM_LBUF_LEN_EN	7	OP define line buffer length	enable.
	OPM_LBUF_LENGTH[6:0]	6:0	OP line buffer length for me	emory data read.
25h	REG102F4A	7:0	Default: 0x28	Access: R/W
(102F4Ah)	IPM_RFIFO_DEPTH_F2[7:0]	7:0	F2 IP line buffer length for r	memory data read.
25h	REG102F4B	7:0	Default: 0x28	Access: R/W
(102F4Bh)	IPM_WFIFO_DEPTH_F2[7:0]	7:0	F2 IP line buffer length for r	memory data write.
26h	REG102F4C	7:0	Default: 0x00	Access: R/W
(102F4Ch)	OPM_FLOW_CTRL_CNT[7:0]	7:0	OP request flow control cou	nt.
26h	REG102F4D	7:0	Default: 0x00	Access: R/W
(102F4Dh)	DUMMY26_13_15[2:0]	7:5		
	-	4:0	Reserved.	
27h	REG102F4E	7:0	Default: 0x88	Access: R/W
(102F4Eh)	OPW_VP_CNT_CLR_F2	7	OPW write mask field count	clear.
	OPW_MASK_MODE_F2[2:0]	6:4	OPW write mask number by	field.



SCMI Reg	SCMI Register (Bank = 102F, Sub-bank = 12)				
Index (Absolute)	Mnemonic	Bit	Description		
	OPW_STATUS_CLR_F2	3	OPW status clear enable.		
	-	2:1	Reserved.		
	OPW_WREQ_OFF_F2	0	OPW write request disable.		
27h	REG102F4F	7:0	Default: 0x00 Access: R/W		
(102F4Fh)	-	7:3	Reserved		
	OPW_LCNT_STATUS_SEL_F2[2:0]	2:0	OPW write line count status select.		
28h	REG102F50	7:0	Default: 0x00 Access: R/W		
(102F50h)	OPW_FORCE_ACK	7	OPW read request max number.		
	-	6:4	Reserved		
	OPW_WBK_OFFSET_EN	3	OPW high priority threshold for read request.		
	OPW_WBK_OFFSET[2:0]	2:0	OPW bank offset.		
2Ah	REG102F54	7:0	Default: 0x10 Access: R/W		
(102F54h)	OPW_WREQ_THRD[7:0]	7:0	OPW FIFO threshold for read request.		
2Ah	REG102F55	7:0	Default: 0x10 Access: R/W		
(102F55h)	OPW_WREO_HPRI[7:0]	7:0	OPW high priority threshold for read request.		
2Bh	REG102F56	7:0	Default: 0x20 Access: R/W		
(102F56h)	OPW_WREQ_MAX[7:0]	7:0	OPW read request max number.		
2Bh	REG102F57	7:0	Default: 0x20 Access: R/W		
(102F57h)	OPW_WFIFO_DEPTH[7:0]	7:0	OPW line buffer length for memory data write.		
2Ch	REG102F58	7:0	Default: - Access: RO		
(102F58h)	STATUS_READ_2C_F2[7:0]	7:0	F2 status read out for debug.		
2Ch	REG102F59	7:0	Default: - Access: RO		
(102F59h)	STATUS_READ_2C_F2[15:8]	7:0	See description of '102F58h'.		
2Dh	REG102F5A	7:0	Default: - Access: RO		
(102F5Ah)	STATUS_READ_2D_F2[7:0]	7:0	F2 status read out for debug.		
2Dh	REG102F5B	7:0	Default: - Access: RO		
(102F5Bh)	STATUS_READ_2D_F2[15:8]	7:0	See description of '102F5Ah'.		
2Eh	REG102F5C	7:0	Default: - Access: RO		
(102F5Ch)	STATUS_READ_2E_F2[7:0]	7:0	F2 status read out for debug.		
2Eh	REG102F5D	7:0	Default: - Access: RO		
(102F5Dh)	STATUS_READ_2E_F2[15:8]	7:0	See description of '102F5Ch'.		
2Fh	REG102F5E	7:0	Default: - Access: RO		
(102F5Eh)	STATUS_READ_2F_F2[7:0]	7:0	F2 status read out for debug.		



SCMI Reg	SCMI Register (Bank = 102F, Sub-bank = 12)					
Index (Absolute)	Mnemonic	Bit	Description	·.C		
2Fh	REG102F5F	7:0	Default: -	Access: RO		
(102F5Fh)	STATUS_READ_2F_F2[15:8]	7:0	See description of '102F5Eh			
30h ~ 33h	-	7:0	Default: -	Access: -		
(102F60h	-	-	Reserved.			
~ 102F67h)				21		
34h	REG102F68	7:0	Default: 0x00	Access: R/W		
(102F68h)	DUMMY34_7_7	7	2)			
	-	6:0	Reserved.			
35h	REG102F6A	7:0	Default: -	Access: RO		
(102F6Ah)	STATUS_READ_35_F2[7:0]	7:0	F2 status read out for debug	g.		
35h	REG102F6B	7:0	Default: -	Access: RO		
(102F6Bh)	STATUS_READ_35_F2[15:8]	7:0	See description of '102F6Ah			
36h	REG102F6C	7:0	Default: -	Access: RO		
(102F6Ch)	STATUS_READ_36_F2[7:0]	7:0	F2 status read out for debug.			
36h	REG102F6D	7:0	Default: -	Access: RO		
(102F6Dh)	STATUS_READ_36_F2[15:8]	7:0	See description of '102F6Ch	'.		
38h	REG102F70	7:0	Default: -	Access: RO		
(102F70h)	STATUS_READ_38_F2[7:0]	7:0	F2 status read out for debug	g.		
38h	REG102F71	7:0	Default: -	Access: RO		
(102F71h)	STATUS_READ_38_F2[15:8]	7:0	See description of '102F70h			
39h	REG102F72	7:0	Default: -	Access: RO		
(102F72h)	STATUS_READ_39_F2[7:0]	7:0	F2 status read out for debug	g.		
39h	REG102F73	7:0	Default: -	Access: RO		
(102F73h)	STATUS_READ_39_F2[15:8]	7:0	See description of '102F72h			
3Ah	REG102F74	7:0	Default: -	Access: RO		
(102F74h)	STATUS_READ_3A_F2[7:0]	7:0	F2 status read out for debug	g.		
3Ah	REG102F75	7:0	Default: -	Access: RO		
(102F75h)	STATUS_READ_3A_F2[15:8]	7:0	See description of '102F74h			
3Bh	REG102F76	7:0	Default: -	Access: RO		
(102F76h)	STATUS_READ_3B_F2[7:0]	7:0	F2 status read out for debug	g.		
3Bh	REG102F77	7:0	Default: -	Access: RO		
(102F77h)	STATUS_READ_3B_F2[15:8]	7:0	See description of '102F76h			



SCMI Reg	SCMI Register (Bank = 102F, Sub-bank = 12)					
Index (Absolute)	Mnemonic	Bit	Description	<b>.</b> C		
3Ch	REG102F78	7:0	Default: -	Access: RO		
(102F78h)	STATUS_READ_3C_F2[7:0]	7:0	F2 status read out for debu	g.		
3Ch	REG102F79	7:0	Default: -	Access: RO		
(102F79h)	STATUS_READ_3C_F2[15:8]	7:0	See description of '102F78h			
3Dh	REG102F7A	7:0	Default: -	Access: RO		
(102F7Ah)	STATUS_READ_3D_F2[7:0]	7:0	F2 status read out for debug.			
3Dh	REG102F7B	7:0	Default: -	Access: RO		
(102F7Bh)	STATUS_READ_3D_F2[15:8]	7:0	See description of '102F7Ah	1.		
3Eh	REG102F7C	7:0	Default:	Access: RO		
(102F7Ch)	STATUS_READ_3E_F2[7:0]	7:0	F2 status read out for debu	g.		
3Eh	REG102F7D	7:0	Default: -	Access: RO		
(102F7Dh)	STATUS_READ_3E_F2[15:8]	7:0	See description of '102F7Ch	i.		
40h	REG102F80	7:0	Default: 0x08	Access: R/W		
(102F80h)	DUMMY40_4_15[3:0]	7:4				
	UPDATE_MEM_CONFIG_EN	3	Update memory format ena	ble.		
		2	Reserved.			
	IPM_REG_DBF_EN_F2	1	1 3			
	OPM_REG_DBF_EN	0				
40h	REG102F81	7:0	Default: 0x00	Access: R/W		
(102F81h)	DUMMY40_4_15[11:4]	7:0	See description of '102F80h	<u>'</u>		

## OFFLINE Register (Bank = 102F, Sub-bank = 13)

ĺ	OFFLINE Register (Bank = 102F, Sub-bank = 13)						
	Index (Absolute)	Mnemonic	Bit	Description			
	02h	REG102F04	7:0	Default: 0x83	Access: R/W		
	(102F04h)	NO_SIGNAL	7	Input source enable.  0: Enable.  1: Disable; output is free-ru	un.		
	AUTO_DETSRC[1:0]		6:5	Input Sync Type.  00: Auto detected.  01: Input is separated HSYNC and VSYNC.  10: Input is Composite sync.  11: Input is sync-on-green (SOG).			



Index (Absolute)	Mnemonic	Bit	Description
	COMP_SRC	4	CSYNC/SOG select (only useful when STYPE = 00). 0: CSYNC. 1: SOG.
	-	3	Reserved.
	SOURCE_SELECT[2:0]	2:0	Input Source Select.  000: Analog 1.  001: Analog 2.  010: Analog 3.  011: DVI.  100: Video.  101: Reserved.  111: HDMI.
02h	REG102F05	7:0	Default: 0x00 Access: R/W
(102F05h)	FVDO_DIVSEL	7	Force Input Clock Divide Function.  0: Disable (Auto selected by h/W, used when input is video, default).  1: Enable (using 0Dh[3:0] as divider).
	- X(O' )	6:4	Reserved.
-	VDEXT_SYNMD	m	External VD Using Sync.  0: Sync is generated from data internally.  1: Sync from external source.
	. ~	2	Reserved.
C	VIDEO_SELECT[1:0]	1:0	Video Port Select.  00: External 8/10 bit video port.  01: Internal video decoder mode A.  10: External 16/20 bit video port.  11: Internal video decoder mode B.
03h	REG102F06	7:0	Default: 0x18 Access: R/W
(102F06h)	DIRECT_DE	7	Digital Input Horizontal Sample Range.  0: Use DE as sample range, only V position can be adjusted.  1: Use SPRHST and SPRHDC as sample range, both H and V positions can be adjusted.
	DE_ONLY_ORI	6	DE Only. HSYNC and VSYNC are ignored. 0: Disable. 1: Enable.
	VS_DLYMD	5	Input VSYNC Delay select.



OFFLINE	Register (Bank = 102F, Su	ıb-baı	nk = 13)	
Index (Absolute)	Mnemonic	Bit	Description	·.C
			0: Delay 1/4 input HSYNC. 1: No delay.	
	HS_REFEG	4	Input HSYNC reference edg 0: From HSYNC leading edg 1: From HSYNC tailing edge	le.
	VS_REFEG	3	Input VSYNC reference edg 0: From VSYNC leading edg 1: From VSYNC tailing edge	e.
	EXTEND_EARLY_LN	Ò	Early Sample Line Select.  0: 8 lines.  1: 16 lines.	
	-	1:0	Reserved.	
03h	REG102F07	7:0	Default: 0x08	Access: R/W
(102F07h)	FRCV	7	Source Sync Enable.	
	4	)	1: Display will adaptively fo selects this source.	llow the Source if Display
			0: Display Free Run if Displa	ay selects this source.
	AUTO_UNLOCK	6	Auto Lost Sync Detect Enab	le.
	V2 'VO '	- (	When Mode is changed, the	Sync Process for this
	$A_{i}$ $A_{i}$ (		window will be stopped unti	I Source Sync Enable is set
			to 1 again. This is the backup solution	for Coast
	<del>~~~</del>	5:4	Reserved.	ioi coast.
	DATA10BIT	3.4	Set 10-bit input mode.	
•	DATA8_ROUND	2	Use rounding for 8-bit input	mode
	-	1:0	Reserved.	. mode.
04h	REG102F08	7:0	Default: 0x01	Access: R/W
(102F08h)	SPRANGE_VST[7:0]	7:0	Image vertical sample start HSYNC.	point, count by input
04h	REG102F09	7:0	Default: 0x00	Access: R/W
(102F09h)	-	7:3	Reserved.	
	SPRANGE_VST[10:8]	2:0	See description of '102F08h	
05h	REG102F0A	7:0	Default: 0x01	Access: R/W
(102F0Ah)	SPRANGE_HST[7:0]	7:0	Image horizontal sample sta	art point, count by input
05h	REG102F0B	7:0	Default: 0x00	Access: R/W



Index	Mnemonic	Bit	Description	
(Absolute)				•
(102F0Bh)	-	7:3	Reserved.	
	SPRANGE_HST[10:8]	2:0	See description of '102F0Ah'.	
06h	REG102F0C	7:0	Default: 0x10 Access: R/W	
(102F0Ch)	SPRANGE_VDC[7:0]	7:0	Image vertical resolution (vertical display ena count by line).	ble area
06h	REG102F0D	7:0	Default: 0x00 Access: R/W	
(102F0Dh	-	7:5	Reserved.	
)	SPRANGE_VDC[12:8]	4:0	See description of '102F0Ch'.	
07h	REG102F0E	7:0	Default: 0x10 Access: R/W	
(102F0Eh)	SPRANGE_HDC[7:0]	7:0	Image horizontal resolution (vertical display e area count by line).	nable
07h	REG102F0F	7:0	Default: 0x00 Access: R/W	
(102F0Fh)	-	7:5	Reserved.	
	SPRANGE_HDC[12:8]	4:0	See description of '102F0Eh'.	
08h	REG102F10	7:0	Default: 0x20 Access: R/W	
(102F10h)	FOSVDCNT_MD	7	Force Ext VD count adjustment Mode.  0: Disable.  1: Enable.	
	VDCNT[1:0]	6:5	VD count for adjusting order of UV, counted f Hsync to first pixel UV order. 00: Normal. 01: 1. 10: 2. 11: 3.	rom
(C)	VD_NOMASK	4	EAV/SAV Mask for Video. 0: Mask. 1: No mask.	
	IHSU	3	Input Hsync Usage.  When ISEL = 000 or 001 or 010 (ADC):  0: Use Hsync to perform mode detection, HSC ADC to sample pixel.  1: Use Hsync only.  When ISEL = 011 (DVI):  0: Normal.  1: Enable DE Ahead/Delay adjust.  When ISEL = 100 (VD):	)UT froi



OFFLINE	Register (Bank = 102F, Su	b-bar	nk = 13)
Index (Absolute)	Mnemonic	Bit	Description
			1: Output Black at blanking.
	INTLAC_LOCKAVG	2	Field time average (Interlace Lock Position Average).
	VDO_YC_SWAP	1	Y/C Swap (only useful for 16/20-bit video inputs). 0: Normal. 1: Y/C swap.
	VDO_ML_SWAP	0	MSB/LSB Swap. 0: Normal. 1: MSB/LSB swap.
08h	REG102F11	7:0	Default: 0x00 Access: R/W
(102F11h)	VDCLK_INV	7	External VD Port 0 Clock Inverse.
	-	6	Reserved.
	YPBPR_HS_SEPMD	5	YPbPr HSYNC Select Mode to Mode Detector.  0: Use Separate Hs for Coast Period.  1: Use PLL Hsout for Coast Period.
	- 3	4	Reserved.
	VDCLK_DLY[3:0]	3:0	External VD Port 0 Clock delay.
09h	REG102F12	7:0	Default: 0x00 Access: R/W
(102F12h)	<b>NS</b>	7	Reserved.
	INTLAC_DET_EDGE	6	Interlace detect Reference Edge. 0: Leading edge. 1: Tailing edge.
	FILED_ABSMD	5	Interlace detect using Middle Point Method (03h[5]=0 is preferred).
	INTLAC_AUTO	4	Interlace/Progressive Manual Switch mode. 0: Auto Switch VST(04), VDC (06). 1: Disable Auto Switch VST(04), VDC(06).
	Y_LOCK[3:0]	3:0	Early Sample Line for Capture Port Frame information Switch.  0000: 8 Lines Ahead from SPRANGE_VST.  0001: 1 Line Ahead from SPRANGE_VST.  0010: 2 Lines Ahead from SPRANGE_VST.  0011: 3 Lines Ahead from SPRANGE_VST.
004	DEC103E13	7.0	1111: 15 Lines Ahead from SPRANGE_VST.
09h (102F13h)	REG102F13	7:0	Default: 0x00 Access: R/W
(1021 1311)	DUMMY09_8_15[7:0]	7:0	



OFFLINE	OFFLINE Register (Bank = 102F, Sub-bank = 13)				
Index (Absolute)	Mnemonic	Bit	Description	<b>.</b> C	
0Ah	REG102F15	7:0	Default: 0x00	Access: R/W	
(102F15h)	DUMMY0A_8_15[7:0]	7:0			
0Bh	REG102F16	7:0	Default: 0x00	Access: R/W	
(102F16h)	DUMMY0B_0_14[7:0]	7:0			
0Bh	REG102F17	7:0	Default: 0x00	Access: R/W	
(102F17h)	-	7	Reserved.		
	DUMMY0B_0_14[14:8]	6:0	See description of '102F16h		
0Ch	REG102F18	7:0	Default: 0x00	Access: R/W	
(102F18h)	HDMI_444_REP	7	HDMI 444 format repetition		
	-	6	Reserved.	•	
	DUMMY0C_2_5[3:0]	5:2	10, 13		
	AUTO_INTLAC_INV	1	Auto Filed Switch Mode Filed Inverse.		
	AUTO_INTLAC_MD	0	Auto Field Switch Mode for	Vtt = 2N+1  and  4N+1.	
0Ch	REG102F19	7:0	Default: 0x00	Access: R/W	
(102F19h)	CS_DET_CNT[7:0]	7:0	Composite Sync Separate Decision Count.  0: HARDWARE Auto Decide.  1: SW Program.		
0Dh	REG102F1A	7:0	Default: 0x00	Access: R/W	
(102F1Ah)	OVERSAP_EN  OVERSAP_PHS[2:0]	6:4	FIR Down Sample Enable, for after FIR.  0: No down, 5 tap supporte 1: Down Enable, ratio / tap FIR Down Sample Divider P	d. depending on 0D[3:0].	
	OVERSAP_CNT[3:0]	3:0	FIR Down Sample Divider, f		
	OVERSAP_CIVI[3.0]	3.0	1x after FIR.  0: No down, 5 tap.  1: 2 to 1 down, 11 tap.  Others: Reserved.  For ExtVD = BT.656, setting  OVERSAP_EN to 1 will do 22	g this register to 0 and	
0Dh	REG102F1B	7:0	Default: 0x00	Access: R/W	
(102F1Bh)	DUMMY0D_8_15[7:0]	7:0			
0Fh	REG102F1E	7:0	Default: 0x00	Access: R/W	
(102F1Eh)	AUTO_COAST	7	Auto Coast enable when mo 0: Disable.	ode is changed.	



OFFLINE	Register (Bank = 102F, Su	b-baı	nk = 13)	
Index (Absolute)	Mnemonic	Bit	Description	٠,٥
			1: Enable.	
	OP2_COAST	6	Coast Status (Read only).  0: Coast is inactive.  1: Coast is active (free run)	ct/O/
	ATPSEL[1:0]	5:4	Auto Phase Value Select (re 0x8C~0x8F). 00: R/G/B total value. 01: Only R value. 10: Only G value. 11: Only B value.	ad from registers
	PIP_SW_DOUBLE	3	Double Sample for: 1. VD. 2. Ext VD 656 Format. 3. Ext 444 Format. The purpose is to provide 2 Sample, and to give 11-tap	
	-	2:0	Reserved.	
0Fh	REG102F1F	7:0	Default: 0x00	Access: R/W
(102F1Fh)	DUMMY0F_8_15[7:0]	7:0	1., 12	
17h	REG102F2E	7:0	Default: 0x02	Access: R/W
(102F2Eh)		7:3	Reserved.	
	PIX_TH[2:0]	2:0	Auto Noise Level. 111: Noise level = 16.	
17h	REG102F2F	7:0	Default: 0x00	Access: R/W
(102F2Fh)	DUMMY17_8_15[7:0]	7:0		
18h	REG102F30	7:0	Default: 0x01	Access: R/W
(102F30h)	ATP_GTH[7:0]	7:0	Auto Phase Gray scale Three ATPN[31:24] = 0.	shold for ATP[23:16] when
18h	REG102F31	7:0	Default: 0x10	Access: R/W
(102F31h)	ATP_TH[7:0]	7:0	Auto Phase Text Threshold	for ATP[31:24].
19h	REG102F32	7:0	Default: 0x00	Access: RO, R/W
(102F32h)	-	7	Reserved.	
	ATP_GRY	6	Auto Phase Gray Scale dete	ct (Read Only).
	ATP_TXT	5	Auto Phase Text detect (Re	<u>*</u>
	ATPMASK[2:0]	4:2	Auto Phase Noise Mask.  000: Mask 0 bit, default val	



	Register (Bank = 102F, Su			
Index (Absolute)	Mnemonic	Bit	Description	•.C
			001: Mask 1 bit.	
			010: Mask 2 bits.	
			011: Mask 3 bits.	
			100: Mask 4 bits. 101: Mask 5 bits.	
			110: Mask 6 bits.	30
			111: Mask 7 bits.	
	ATP_READY	1	Auto Phase Result ready.	•
			0: Result not ready.	
	•		1: Result ready.	
	ATP_EN	0	Auto Phase function Enable.	
			0: Disable.	
_		•	1: Enable.	
19h (102F33h)	REG102F33	7:0	Default: 0x00	Access: R/W
	DUMMY19_8_15[7:0]	7:0	· XO (	
1Ah	REG102F34	7:0	Default: -	Access: RO
(102F34h)	ATPV[7:0]	7:0	Auto Phase Value.	
1Ah	REG102F35	7:0	Default: -	Access: RO
(102F35h)	ATPV[15:8]	7:0	See description of '102F34h	· ·
1Bh	REG102F36	7:0	Default: -	Access: RO
(102F36h)	ATPV[23:16]	7:0	See description of '102F34h	ı , 
1Bh	REG102F37	7:0	Default: -	Access: RO
(102F37h)	ATPV[31:24]	7:0	See description of '102F34h	
1Ch	REG102F38	7:0	Default: 0x20	Access: RO, R/W
(102F38h)	DELAYLN_NUM[3:0]	7:4	Delay Line after Sample V St	art for Input Trigger Point.
U	LB_TUNE_READY	3	Input VSYNC Blanking Statu	S.
			0: In display.	
			1: In blanking.	
	-	2:0	Reserved.	Г
1Ch	REG102F39	7:0	Default: 0x00	Access: R/W
(102F39h)	-	7:2	Reserved.	
	DELAYLN_NUM[5:4]	1:0	See description of '102F38h	
1Dh	REG102F3A	7:0	Default: 0x05	Access: RO, R/W
(102F3Ah)	VS2HS_2SMALL	7	Vs to Hs timing too small.	
	DE_LOCKH_MD	6	DE Lock H Position Mode.	



Index (Absolute)	Mnemonic	Bit	Description	·.C	
	HSTOL[5:0]	5:0	HSYNC Tolerance for Mode 5: Default value.	Change.	
1Dh	REG102F3B	7:0	Default: 0x01	Access: R/W	
(102F3Bh)	VDO_VEDGE	7	Interlace mode VSYNC refe	Interlace mode VSYNC reference edge.	
	RAW_VSMD	6	Bypass mode Raw VSYNC of Separator.	utput from SYNC	
	HTT_FILTERMD	5	Auto No signal Filter mode.  0: Disable.  1: Enable (update Htt after tolerance).	4 sequential lines over	
	AUTO_NO_SIGNAL	4	Auto No signal Enable. This will auto set Current Bachanged.	ank 02[7] = 1 if mode is	
	VS_TOL[3:0]	3:0	VSYNC Tolerance for Mode 1: Default value.	Change.	
1Eh	REG102F3C	7:0	Default: -	Access: RO	
(102F3Ch)	- X'O'	7:5	Reserved.		
	IPHCS_ACT	4	Analog HSYNC Pin Active.		
	IPHS_SB_S	3	Input normalized HSYNC pin Show input HSYNC pin direct		
	IPVS_SB_S	2	Input normalized VSYNC pin Show input VSYNC pin direct		
	-	1:0	Reserved.		
1Eh	REG102F3D	7:0	Default: -	Access: RO	
(102F3Dh )	JPVS_ACT	7	Input On Line Source VSYN 0: Not active. 1: Active.	C Active.	
	IPHS_ACT	6	Input On Line Source HSYN 0: Not active. 1: Active.	C Active.	
	CS_DET	5	Composite Sync Detect stat 0: Input is not composite sy 1: Input is detected as com	ync.	
	SOG_DET	4	Sync-On-Green Detect statu  0: Input is not SOG.  1: Input is detected as SOG	IS.	



OFFLINE Register (Bank = 102F, Sub-bank = 13)			
Index (Absolute)	Mnemonic	Bit	Description
	INTLAC_DET	3	Interlace / Non-interlace detecting result by this chip. 0: Non-interlace. 1: Interlace.
	FIELD_DET	2	Input odd/even field detecting result by this chip.  0: Even.  1: Odd.
	HSPOL	1	Input On Line Source HSYNC polarity detecting result by this chip.  0: Active low.  1: Active high.
	VSPOL	0	Input On Line Source VSYNC polarity detecting result by this chip.  0: Active low.  1: Active high.
1Fh	REG102F3E	7:0	Default: - Access: RO
(102F3Eh)	VTT_FOR_READ[7:0]	7:0	Input Vertical Total, count by HSYNC.
1Fh	REG102F3F	7:0	Default: 0x00 Access: RO, R/W
(102F3Fh)	VS_PW_VDOMD	7	VSYNC Raw Pulse Width for measurement.  Reserved.
	HSPW_SEL	5	Vsync Pulse Width Read Enable. The Report is shown in Current Bank 22.
	VTT_FOR_READ[12:8]	4:0	See description of '102F3Eh'.
20h	REG102F40	7:0	Default: - Access: RO
(102F40h)	HTT_FOR_READ[7:0]	7:0	Input Horizontal Period, count by reference clock.
20h	REG102F41	7:0	Default: 0x00 Access: RO, R/W
(1 <mark>0</mark> 2F41h)	LN4_DETMD	7	Input HSYNC period Detect Mode. 0: 1 line. 1: 8 lines.
	HTT_REPORT_SEL	6	Report Sync Separator Htt.  0: Htt Report by Mode Detector.  1: Htt Report by Sync Separator.
	HTT_FOR_READ[13:8]	5:0	See description of '102F40h'.
21h	REG102F42	7:0	Default: 0x00 Access: R/W
(102F42h)	FIELD_SWMD	7	Shift Line Method when field is switched.  0: Old method.  1: New method.



Index	Mnemonic	Bit	Description
(Absolute)		Dit	- C
	COAST_HS_SEPMD	6	HSYNC in coast for Data Capture. 0: HSOUT (recommended). 1: Re-shaped HSYNC.
	USR_VSPOL	5	User defined input VSYNC Polarity, active when USR_VSPOLMD =1. 0: Active low. 1: Active high.
	USR_VSPOLMD	4	Input VSYNC polarity judgment.  0: Use result of internal circuit detection.  1: Defined by user (USR_VSPOL).
	USR_HSPOL	3	User defined input HSYNC Polarity, active when USR_HSPOLMD =1.  0: Active low.  1: Active high.
	USR_HSPOLMD	2	Input HSYNC polarity judgment.  0: Use result of internal circuit detection.  1: Defined by user (USR_HSPOL).
	USR_INTLAC	1	User defined non-interlace/interlace, active when USR_INTLACMD = 1.  0: Non-interlace.  1: Interlace.
	USR_INTLACMD	0	Interlace judgment.  0: Use result of internal circuit detection.  1: Defined by user (USR_INTLAC).
21h	REG102F43	7:0	Default: 0x00 Access: R/W
(102F43h)	X	7:6	Reserved.
	DE_ONLY_HTT_CHGMD	5	DE Only mode Htt Change status mode.  0: Mode Change provided in Data Clock domain.  1: Mode Change provided in Data Clock and Fix Clodomain (recommended).
	DE_ONLY_HTT_SRC	4	DE Only mode Htt Report Source. 0: From input DE. 1: From re-generated DE.
	ADC_VIDEO_FINV	3	Component Video Field Inversion when ADC_VIDEO
			<ul><li>1 for Data Alignment.</li><li>0: Normal.</li><li>1: Invert.</li></ul>



OFFLINE	Register (Bank = 102F, Su	b-baı	nk = 13)	
Index (Absolute)	Mnemonic	Bit	Description	•.0
			Use result of internal circuit detection.     Use external field.	
	FIELD_DETMD	1	Interlace Field detect method select.  0: Use the HSYNC numbers of a field to judge.  1: Use the relationship of VSYNC and HSYNC to judge.	
	FIELD_INV	0	Interlace Field Invert.  0: Normal.  1: Invert.	0
22h	REG102F44	7:0	Default: -	Access: RO
(102F44h)	HSPW[7:0]	7:0	HSYNC Pulse Width Report.	T
22h	REG102F45	7:0	Default:	Access: RO
(102F45h)	VSPW[7:0]	7:0	VSYNC Pulse Width Report.	
23h	REG102F47	7:0	Default: 0x00	Access: RO, R/W
(102F47h)	VD_FREE	7	Video in Free Run Mode (Read Only).	
	MIN_VTT[6:0]	6:0	Minimum Vtt.	
			When detected Vtt < MIN_VTT[6:0] x 16, video	
	A-CO		interlace freerun mode is ac	
24h (102F48h)	REG102F48	7:0	Default: 0x00	Access: R/W
(1021 401)	V\$_SEP_SEL	ا او	SYNC Separator VSYNC for Mode Detect.  0: Raw VSYNC (H / V Relationship is Kept for Interlace Detect).  1: HSYNC Aligned with VSYNC (H / V Relationship is lost for Interlace Detect).	
G	VIDEO_D1L_H	6	Component Video Delay Line (VIDEO_D1L_H + VIDEO_D1L_L) = 00: Delay 1 Line for Another Field. 01: Delay 2 Lines for Another Field. 10: Delay 3 Lines for Another Field. 11: Delay 4 Lines for Another Field.	
	ADC_VIDEO	5	ADC Input Select. 0: PC Source. 1: Component Video.	
	VIDEO_D1L_L	4	1: Component Video.  Component Video Delay Line (VIDEO_D1L_H + VIDEO_D1L_L) =  00: Delay 1 Line for Another Field.  01: Delay 2 Lines for Another Field.  10: Delay 3 Lines for Another Field.	



Index (Absolute)	Mnemonic	Bit	Description	·.C
			11: Delay 4 Lines for Anothe	er Field.
	-	3	Reserved.	
	EXTVS_SEPINV	2	External VSYNC polarity (on COAST_SRCS is 1).  0: Normal.  1: Invert.	ly used when
	COAST_SRC	1 Coast VSYNC Select. 0: Internal Separated VSYNC (Default). 1: External VSYNC (Test Purpose).		·
	COAST_POL	0	Coast Polarity to pad.	
24h	REG102F49	7:0	Default: 0x00	Access: R/W
(102F49h)	COAST_FBD[7:0]	7:0	Front tuning. 00: Coast starts from 1 HSY 01: Coast starts from 2 HSY	
	*Ol	)	254: Coast starts from 255 255: Coast starts from 256	• •
25h	REG102F4A	7:0	Default: 0x00	Access: R/W
(102F4Ah)	COAST_BBD[7:0]		End tuning.  00: Coast ends at 1 HSYNC  01: Coast ends at 2 HSYNC  value.   254: Coast ends at 255 HSY  255: Coast ends at 256 HSY	leading edge, default  'NC leading edge.
26h	REG102F4C	7:0	Default: 0x10	Access: R/W
(102F4Ch)		7	DE or HSYNC post Glitch removal function Enable.  0: Disable.  1: Enable.	
	FILTER_NUM[2:0]	6:4	DE or HSYNC post Glitch rer Analog: 000: 0 XTAL clock. 001: 1 XTAL clock. 010: 2 XTAL clock. 111: 7 XTAL clock. DVI: 000: 0x8 input clock. 001: 1x8 input clock.	moval Range.



OFFLINE	Register (Bank = 102F, Su	מ-טג	TIK = 13)	
Index (Absolute)	Mnemonic	Bit	Description	·.C
			010: 2x8 input clock. 111: 7x8 input clock.	
	GR_HS_VIDEO	3	Input HSYNC Filter. When input source is analo 0: Filter off. 1: Filter on. When input source is DVI: 0: Normal. 1: More tolerance for unsta	S
GR_EN 2 Input s 0: Norn		Input sync sample mode.  0: Normal.  1: Glitch-removal.	MIC DE.	
	HVTT_LOSE_MD	1.	<ul> <li>1 Htt/Vtt Lost Mode for INT.</li> <li>0: By counter overflow.</li> <li>1: By counter overflow + Active Detect IPVS_ACTIPHS_ACT (E1[7:6]) (recommended).</li> </ul>	
	IDCLK_INV	0 Capture Port Sample CLK Invert. 0: Normal. 1: Invert.		nvert.
26h (102F4Dh	REG102F4D DUMMY26_8_15[7:0]	7:0 7:0	Default: 0x00	Access: R/W
27h	REG102F4E	7:0	Default: 0x00	Access: R/W
(102F4Eh)	ATP_FILTERMD	7(	ATP Filter for Text (4 frame 0: Disable. 1: Enable.	es).
	DE_ONLY_IDHTT	6	DE only mode HTT count b 0: Disable. 1: Enable.	y IDCLK.
	GR_VS_EN	5	VSYNC glitch removal with 0: Disable. 1: Enable.	line less than 2 (DE Only).
	VS_PROTECT	4	VSYNC Protect with V total 0: Disable. 1: Enable.	(DE Only).
	-	3	Reserved.	
	DEGP	2	DE only mode Glitch Protection: Disable.	et for position.



OFFLINE	Register (Bank = 102F, Su	b-bar	nk = 13)	
Index (Absolute)	Mnemonic	Bit	Description	·.C
			1: Enable.	
	-	1:0	Reserved.	
27h	REG102F4F	7:0	Default: 0x00	Access: R/W
(102F4Fh)	DUMMY27_8_15[7:0]	7:0		
28h	REG102F50	7:0	Default: 0x00	Access: R/W
(102F50h)	DUMMY28_0_15[7:0]	7:0	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	
28h	REG102F51	7:0	Default: 0x00	Access: R/W
(102F51h)	DUMMY28_0_15[15:8]	7:0	See description of '102F50h	ı
29h	REG102F52	7:0	Default: 0x00	Access: RO, R/W
(102F52h)	VS_SEP_SEL_1	7	New Interlace Detect Metho counts for a field.	od by Big and Small line
	VS_SEP_SEL_0	6		
	INTLAC_DET_MODE[1:0]	5:4		
	EUP_AU_HDTV_DET	3	EUR/AUS 1080i HDTV Detec	ct.
	EUP_HDTV_DET	2	EUR 1080i HDTV Detect.	
	EUP_AUTOFIELD	1	EUR/AUS 1080i HDTV Auto	Field Mode.
	EUP_HDTV	0	EUR/AUS 1080i HDTV Force	Field Mode.
29h	REG102F53	7:0	Default: 0x00	Access: RO, R/W
(102F53h)	LOCK2LOCK_REPORT[3:0]	7:4	Check Lock to Lock Line Co. Auto-Correct.	unt for Interlace
	-	3:1	Reserved.	
	ATRANGE_EN	0	Auto Range Enable.  0: Define automatically.  1: Define by Current Bank 2	ła-2b.
2Ah	REG102F54	7:0	Default: 0x01	Access: R/W
(102F54h)	ATRANGE_VST[7:0]	7:0	Auto Function (Position, Gai point, count by input HSYN0	·
2Ah	REG102F55	7:0	Default: 0x00	Access: R/W
(102F55h)	-	7:5	Reserved.	
	ATRANGE_VST[12:8]	4:0	See description of '102F54h	



OFFLINE	Register (Bank = 102F, Su	b-bai	nk = 13)	
Index (Absolute)	Mnemonic	Bit	Description	·C
2Bh	REG102F56	7:0	Default: 0x01	Access: R/W
(102F56h)	ATRANGE_HST[7:0]	7:0	Auto Function (Position, Gain Phase) horizontal star point, count by input dot clock.	
2Bh	REG102F57	7:0	Default: 0x00	Access: R/W
(102F57h)	-	7:5	Reserved.	20
	ATRANGE_HST[12:8]	4:0	See description of '102F56h	O
2Ch	REG102F58	7:0	Default: 0x10	Access: R/W
(102F58h)	ATRANGE_VDC[7:0]	7:0	Auto Function (Position, Gai resolution, count by input H	•
2Ch	REG102F59	7:0	Default: 0x00	Access: R/W
(102F59h)	-	7:5	Reserved.	\
	ATRANGE_VDC[12:8]	4:0	See description of '102F58h	
2Dh	REG102F5A	7:0	Default: 0x10	Access: R/W
(102F5Ah)	ATRANGE_HDC[7:0]	7:0	Auto Function (Position, Garresolution, count by input d	
2Dh (102F5Bh)	REG102F5B	7:0	Default: 0x00	Access: R/W
		7:5	Reserved.	
	ATRANGE_HDC[12:8]	4:0	See description of '102F5Ah	ı'.
32h	REG102F64	7:0	Default: 0x00	Access: R/W
(102F64h)	VLOCK_MD	7	Vlock mode.	
	- 100	6	Reserved.	
	VLOCK_VAL[5:0]	5:0	Vlock value.	
33h	REG102F67	7:0	Default: 0x00	Access: RO, R/W
(102F67h)	OP2_COAST_STATUS	7	Auto OP free run status.	
	AUTO_COAST_HV_LOSE	6	Auto OP free run set enable	when H/V sync lose.
	AUTO_COAST_V_LOSE	5	Auto OP free run set enable	when V sync lose.
	AUTO_COAST_H_LOSE	4	Auto OP free run set enable	when H sync lose.
	NO_SIGNAL_STATUS	3	Auto no signal status.	
	AUTO_NOS_HV_LOSE	2	Auto no signal set enable w time.	hen H/V sync at the same
	AUTO_NOS_V_LOSE	1	Auto no signal set enable w	hen V sync lose.
	AUTO_NOS_H_LOSE	0	Auto no signal set enable w	hen H sync lose.
34h	REG102F68	7:0	Default: 0x00	Access: R/W
(102F68h)	WDT_VSEL[3:0]	7:4	Vsync lose watch dog timer	V pulse select.



Index	Mnemonic	Bit	Description	
(Absolute)	Witernerine	J.K	Bosonption	• <u>,</u> C
	WDT_HSEL[3:0]	3:0	Hsync lose watch dog timer	H pulse select.
34h	REG102F69	7:0	Default: 0x00	Access: R/W
(102F69h)	-	7:2	Reserved.	
	HDMI_VMUTE_DET_EN	1	HDMI V-mute detect enable	e.
	WDT_EN	0	H/V sync lose watch dog er	nable.
35h	REG102F6A	7:0	Default: 0x00	Access: R/W
(102F6Ah)	MACROVISION_FILTER_	7:0	When MACROVISION_FILT	ER_EN is enabled and
	RANGE[7:0]	X	input Hsync period is less the	
İ			MACROVISION_FILTER_RA be recognized as Macrovision	• •
			out in the coast region.	on or giller and be fillered
35h	REG102F6B	7:0	Default: 0x00	Access: RO, R/W
(102F6Bh)	SOG_VALID	7	Input composite/SOG signal is valid or not.	
			0: Not valid.	
		<b>D</b>	1: Valid.	
	CNT_NUMBER_SEL	6	Select the number of lines of several selections of sever	•
			composite/SOG signals to m	iake sure the input signal i
			0: 60 lines.	
			1: 120 lines.	
	MACROVISION_FILTER_	5:4	When MACROVISION_FILT	
	SEL[1:0]		input Hsync period is less the	
			MACROVISION_FILTER_RA be recognized as Macrovision	, ,
		(7)	out in the coast region.	g
	MACROVISION_FILTER_	3:0	See description of '102F6Ah	า'.
	RANGE[11:8]			1
36h	REG102F6C	7:0	Default: 0x00	Access: R/W
(102F6Ch)	EN_OVERCNT	7	Coast over count enable.	
	OVERCNT[6:0]	6:0	Coast over count.	1
36h	REG102F6D	7:0	Default: 0x00	Access: R/W
(102F6Dh	SEL_NEW_CSOURCE	7	Separate sync pulse select.	
)	-	6:1	Reserved.	
	GENCSOG_RESET	0	Reset SOG separate control	
37h	REG102F6E	7:0	Default: 0x00	Access: R/W
(102F6Eh)	-	7:6	Reserved.	



OFFLINE Register (Bank = 102F, Sub-bank = 13)					
Index (Absolute)	Mnemonic	Bit	Description	<b>.</b> C	
	INTLAC_DET_EN[5:0]	5:0	New interlace detect function	on enable.	
38h	REG102F70	7:0	Default: -	Access: RO	
(102F70h)	-	7:6	Reserved.	<b>X</b> (0	
	INTLAC_DET_ALL[5:0]	5:0	The result of interlace detec	ction.	
39h	REG102F72	7:0	Default: 0x00	Access: R/W	
(102F72h)	-	7:6	Reserved.		
	FIELD_DET_EN[5:0]	D_DET_EN[5:0] 5:0 New interlace detect fun		on field select.	
3Ah	REG102F74	7:0	Default: -	Access: RO	
(102F74h)	-	7:6	Reserved		
	FIELD_DET_ALL[5:0]	5:0	Field status.	4	
3Bh	REG102F76	7:0	Default: -	Access: RO	
(102F76h)	SPR_V_LOCK_P_IP_CNT[7:0]	7:0	Vsync to Vsync pixel count.		
3Bh	REG102F77	7:0	Default:	Access: RO	
(102F77h)	SPR_V_LOCK_P_IP_CNT[15:8]	7:0	See description of '102F76h		
3Ch	REG102F78	7:0	Default: -	Access: RO	
(102F78h)		7:5	Reserved.		
	SPR_V_LOCK_P_IP_CNT[20:16]	4:0	See description of '102F76h	'.	
3Dh	REG102F7A	7:0	Default: 0x00	Access: R/W	
(102F7Ah)		7:1	Reserved.		
	HTT_RPT_MD	0	H total report mode.		

## ACE Register (Bank = 102F, Sub-bank = 18)

ACE Regis	er (Bank = 102F, Sub-bank = 18)						
Index (Absolute)	Mnemonic	Bit	Description				
10h	REG102F20	7:0	Default: 0x00	Access: R/W			
(102F20h)	MAIN_FCC_8T_EN	7	Main window FCC region 7 enable.  Main window FCC region 6 enable.				
	MAIN_FCC_7T_EN	6					
	MAIN_FCC_6T_EN	5					
	MAIN_FCC_5T_EN	4					
	MAIN_FCC_4T_EN	3	Main window FCC region	4 enable.			
	MAIN_FCC_3T_EN	2	Main window FCC region	3 enable.			
	MAIN_FCC_2T_EN	1	Main window FCC region	2 enable.			



ACE Regis	ter (Bank = 102F, Sub-ban	k = 18	3)	
Index (Absolute)	Mnemonic	Bit	Description	٠,٥
	MAIN_FCC_1T_EN	0	Main window FCC region	1 enable.
10h	REG102F21	7:0	Default: 0x00	Access: R/W
(102F21h)	-	7:2	Reserved.	
	MAIN_FCC_9T_FIRST_EN	1	Main window FCC window	y 9 priority one enable.
	MAIN_FCC_9T_EN	0	Main window FCC window	y 9 enable.
11h	REG102F22	7:0	Default: 0x00	Access: R/W
(102F22h)	SUB_FCC_8T_EN	7	Sub window FCC region 8	enable.
	SUB_FCC_7T_EN	6	Sub window FCC region 7	enable.
	SUB_FCC_6T_EN	5	Sub window FCC region 6	enable.
	SUB_FCC_5T_EN	4	Sub window FCC region 5	enable.
	SUB_FCC_4T_EN	3	Sub window FCC region 4	enable.
	SUB_FCC_3T_EN	2	Sub window FCC region 3	s enable.
	SUB_FCC_2T_EN	1	Sub window FCC region 2	enable.
	SUB_FCC_1T_EN	0	Sub window FCC region 1	enable.
11h	REG102F23	7:0	Default: 0x00	Access: R/W
(102F23h)		7:2	Reserved.	
	SUB_FCC_9T_FIRST_EN	1	Sub window FCC window	9 priority one enable.
	SUB_FCC_9T_EN	0	Sub window FCC region 9 enable.	
18h	REG102F30	7:0	Default: 0x00	Access: R/W
(102F30h)	FCC_CB_T1[7:0]	7:0	FCC region 1 cb target.	
18h	REG102F31	7:0	Default: 0x00	Access: R/W
(102F31h)	FCC_CR_T1[7:0]	7:0	FCC region 1 cr target.	
19h	REG102F32	7:0	Default: 0x00	Access: R/W
(102F32h)	FCC_CB_T2[7:0]	7:0	FCC region 2 cb target.	
19h	REG102F33	7:0	Default: 0x00	Access: R/W
(102F33h)	FCC_CR_T2[7:0]	7:0	FCC region 2 cr target.	
1Ah	REG102F34	7:0	Default: 0x00	Access: R/W
(102F34h)	FCC_CB_T3[7:0]	7:0	FCC region 3 cb target.	
1Ah	REG102F35	7:0	Default: 0x00	Access: R/W
(102F35h)	FCC_CR_T3[7:0]	7:0	FCC region 3 cr target.	
1Bh	REG102F36	7:0	Default: 0x00	Access: R/W
(102F36h)	FCC_CB_T4[7:0]	7:0	FCC region 4 cb target.	
1Bh	REG102F37	7:0	Default: 0x00	Access: R/W



ACE Regis	ACE Register (Bank = 102F, Sub-bank = 18)						
Index (Absolute)	Mnemonic	Bit	Description	<b>.</b> C			
(102F37h)	FCC_CR_T4[7:0]	7:0	FCC region 4 cr target.				
1Ch (102F38h)	REG102F38	7:0	Default: 0x00	Access: R/W			
	FCC_CB_T5[7:0]	7:0	FCC region 5 cb target.				
1Ch (102F39h)	REG102F39	7:0	Default: 0x00	Access: R/W			
	FCC_CR_T5[7:0]	7:0	FCC region 5 cr target.	2			
1Dh	REG102F3A	7:0	Default: 0x00	Access: R/W			
(102F3Ah)	FCC_CB_T6[7:0]	7:0	FCC region 6 cb target.	,			
1Dh	REG102F3B	7:0	Default: 0x00	Access: R/W			
(102F3Bh)	FCC_CR_T6[7:0]	7:0	FCC region 6 cr target.				
1Eh	REG102F3C	7:0	Default: 0x00	Access: R/W			
(102F3Ch)	FCC_CB_T7[7:0]	7:0	FCC region 7 cb target.				
1Eh	REG102F3D	7:0	Default: 0x00	Access: R/W			
(102F3Dh)	FCC_CR_T7[7:0]	7:0	FCC region 7 cr target.				
1Fh	REG102F3E	7:0	Default: 0x00	Access: R/W			
(102F3Eh)	FCC_CB_T8[7:0]	7:0	FCC region 8 cb target.				
1Fh	REG102F3F	7:0	Default: 0x00	Access: R/W			
(102F3Fh)	FCC_CR_T8[7:0]	7:0	FCC region 8 cr target.				
20h	REG102F40	7:0	Default: 0xFF	Access: R/W			
(102F40h)	FCC_K_2T[3:0]	7:4	FCC region 2 strength.				
	FCC_K_1T[3:0]	3:0	FCC region 1 strength.				
20h	REG102F41	7:0	Default: 0xFF	Access: R/W			
(102F41h)	FCC_K_4T[3:0]	7:4	FCC region 4 strength.				
	FCC_K_3T[3:0]	3:0	FCC region 3 strength.				
21h	REG102F42	7:0	Default: 0xFF	Access: R/W			
(102F42h)	FCC_K_6T[3:0]	7:4	FCC region 6 strength.				
	FCC_K_5T[3:0]	3:0	FCC region 5 strength.				
21h	REG102F43	7:0	Default: 0xFF	Access: R/W			
(102F43h)	FCC_K_8T[3:0]	7:4	FCC region 8 strength.				
	FCC_K_7T[3:0]	3:0	FCC region 7 strength.				
22h (102F44h)	REG102F44	7:0	Default: 0x0F	Access: R/W			
	-	7:4	Reserved.				
	FCC_K_9T[3:0]	3:0	FCC region 9 strength.				
24h	REG102F48	7:0	Default: 0x00	Access: R/W			



ACE Regis	ACE Register (Bank = 102F, Sub-bank = 18)						
Index (Absolute)	Mnemonic	Bit	Description	·.C			
(102F48h)	FCC_WIN1_CB_UP[1:0]	7:6	FCC region 1 target cb up distance.				
	FCC_WIN1_CB_DOWN[1:0]	5:4	FCC region 1 target cb down distance.				
	FCC_WIN1_CR_UP[1:0]	3:2	FCC region 1 target cr up distance.				
	FCC_WIN1_CR_DOWN[1:0]	1:0	FCC region 1 target cr down distance.				
24h (102F49h)	REG102F49	7:0	Default: 0x00	Access: R/W			
	FCC_WIN2_CB_UP[1:0]	7:6	FCC region 2 target cb up distance.				
	FCC_WIN2_CB_DOWN[1:0]	5:4	FCC region 2 target cb down distance.				
	FCC_WIN2_CR_UP[1:0]	3:2	FCC region 2 target cr up distance.				
	FCC_WIN2_CR_DOWN[1:0]	1:0	FCC region 2 target cr down distance.				
25h (102F4Ah)	REG102F4A	7:0	Default: 0x00	Access: R/W			
	FCC_WIN3_CB_UP[1:0]	7:6	FCC region 3 target cb up distance.				
	FCC_WIN3_CB_DOWN[1:0]	5:4	FCC region 3 target cb down distance.				
	FCC_WIN3_CR_UP[1:0]	3:2	FCC region 3 target cr up distance.				
	FCC_WIN3_CR_DOWN[1:0]	1:0	FCC region 3 target cr do	wn d <mark>i</mark> stance.			
25h (102F4Bh)	REG102F4B	7:0	Default: 0x00	Access: R/W			
	FCC_WIN4_CB_UP[1:0]	7:6	FCC region 4 target cb up distance.				
	FCC_WIN4_CB_DOWN[1:0]	5:4	FCC region 4 target cb down distance.				
	FCC_WIN4_CR_UP[1:0]	3:2	FCC region 4 target cr up distance.				
	FCC_WIN4_CR_DOWN[1:0]	1:0	FCC region 4 target cr down distance.				
26h	REG102F4C	7:0	Default: 0x00	Access: R/W			
(102F4Ch)	FCC_WIN5_CB_UP[1:0]	7:6	FCC region 5 target cb up distance.				
	FCC_WIN5_CB_DOWN[1:0]	5:4	FCC region 5 target cb down distance.				
	FCC_WIN5_CR_UP[1:0]	3:2	FCC region 5 target cr up distance.				
	FCC_WIN5_CR_DOWN[1:0]	1:0	FCC region 5 target cr down distance.				
26h	REG102F4D	7:0	Default: 0x00	Access: R/W			
(102F4Dh)	FCC_WIN6_CB_UP[1:0]	7:6	FCC region 6 target cb up distance.				
	FCC_WIN6_CB_DOWN[1:0]	5:4	FCC region 6 target cb down distance.				
	FCC_WIN6_CR_UP[1:0]	3:2	FCC region 6 target cr up distance.				
	FCC_WIN6_CR_DOWN[1:0]	1:0	FCC region 6 target cr do	wn distance.			
27h (102F4Eh)	REG102F4E	7:0	Default: 0x00	Access: R/W			
	FCC_WIN7_CB_UP[1:0]	7:6	FCC region 7 target cb up distance.				
	FCC_WIN7_CB_DOWN[1:0]	5:4	FCC region 7 target cb down distance.				
	FCC_WIN7_CR_UP[1:0]	3:2	FCC region 7 target cr up distance.				



ACE Register (Bank = 102F, Sub-bank = 18)						
Index (Absolute)	Mnemonic	Bit	Description			
	FCC_WIN7_CR_DOWN[1:0]	1:0	FCC region 7 target cr do	wn distance.		
27h (102F4Fh)	REG102F4F	7:0	Default: 0x00	Access: R/W		
	FCC_WIN8_CB_UP[1:0]	7:6	FCC region 8 target cb up distance.			
	FCC_WIN8_CB_DOWN[1:0]	5:4	FCC region 8 target cb down distance.			
	FCC_WIN8_CR_UP[1:0]	3:2	FCC region 8 target cr up distance.			
	FCC_WIN8_CR_DOWN[1:0]	1:0	FCC region 8 target cr down distance.			
28h	REG102F50	7:0	Default: 0x00	Access: R/W		
(102F50h)	-	7:6	Reserved.			
	FCC_WIN9_CB[2:0]	5:3	FCC region 9 target cb distance.			
	FCC_WIN9_CR[2:0]	2:0	FCC region 9 target cr distance.			
30h (102F60h)	REG102F60	7:0	Default: 0x00	Access: R/W		
	MAIN_CBCR_TO_UV	7	Main window cbcr to uv enable			
	MAIN_ICC_EN	6	Main window ICC enable.			
		5:4	Reserved.			
	SUB_CBCR_TO_UV	3	Sub window cbcr to uv enable.			
	SUB_ICC_EN	2	Sub window ICC enable.			
•	13 10 C	1:0	Reserved.			
31h	REG102F62	7:0	Default: 0x00	Access: R/W		
(102F62h)	SUB_SA_USER_R[3:0]	7:4	Sub window ICC saturation adjustment of R.			
	MAIN_SA_USER_R[3:0]	3:0	Main window ICC saturation adjustment of R.			
31h (102F63h)	REG102F63	7:0	Default: 0x00	Access: R/W		
	SUB_SA_USER_G[3:0]	7:4	Sub window ICC saturation adjustment of G.			
	MAIN_SA_USER_G[3:0]	3:0	Main window ICC saturation adjustment of G.			
32h (102F64h)	REG102F64	7:0	Default: 0x00	Access: R/W		
	SUB_SA_USER_B[3:0]	7:4	Sub window ICC saturation adjustment of B.			
	MAIN_SA_USER_B[3:0]	3:0	Main window ICC saturation adjustment of B.			
32h (102F65h)	REG102F65	7:0	Default: 0x00	Access: R/W		
	SUB_SA_USER_C[3:0]	7:4	Sub window ICC saturation adjustment of C.			
	MAIN_SA_USER_C[3:0]	3:0	Main window ICC saturat	ion adjustment of C.		
33h (102F66h)	REG102F66	7:0	Default: 0x00	Access: R/W		
	SUB_SA_USER_M[3:0]	7:4	Sub window ICC saturation adjustment of M.			
	MAIN_SA_USER_M[3:0]	3:0	Main window ICC saturation adjustment of M.			
33h	REG102F67	7:0	Default: 0x00	Access: R/W		



ACE Regis	ACE Register (Bank = 102F, Sub-bank = 18)			
Index (Absolute)	Mnemonic	Bit	Description	
(102F67h)	SUB_SA_USER_Y[3:0]	7:4	Sub window ICC saturation adjustment of Y.	
	MAIN_SA_USER_Y[3:0]	3:0	Main window ICC saturation adjustment of Y.	
34h	REG102F68	7:0	Default: 0x00 Access: R/W	
(102F68h)	SUB_SA_USER_F[3:0]	7:4	Sub window ICC saturation adjustment of F.	
	MAIN_SA_USER_F[3:0]	3:0	Main window ICC saturation adjustment of F.	
35h	REG102F6A	7:0	Default: 0x00 Access: R/W	
(102F6Ah)	MAIN_SIGN_SA_USER[7:0]	7:0	Main window ICC decrease saturation.	
35h	REG102F6B	7:0	Default: 0x00 Access: R/W	
(102F6Bh)	SUB_SIGN_SA_USER[7:0]	7:0	Sub window ICC decrease saturation.	
36h	REG102F6C	7:0	Default: 0x00 Access: R/W	
(102F6Ch)	-	7:5	Reserved.	
	COMMON_MINUS_GAIN[4:0]	4:0	ICC decrease saturation common gain.	
36h	REG102F6D	7:0	Default: 0x00 Access: R/W	
(102F6Dh)		7	Reserved.	
	SA_MIN[6:0]	6:0	ICC decrease saturation minimum threshold.	
3Ch	REG102F78	7:0	Default: 0xFF Access: R/W	
(102F78h)	WPL_WHITE_PEAK_LIMIT_ THRD[7:0]	7:0	White peak limit threshold.	
40h	REG102F80	7:0	Default: 0x00 Access: R/W	
(102F80h)	MAIN_IBC_EN	7	Main window IBC enable.	
	SUB_IBC_EN	6	Sub window IBC enable.	
	· · · · · · · · · · · · · · · · · · ·	5:0	Reserved.	
41h	REG102F82	7:0	Default: 0x20 Access: R/W	
(102F82h)	-	7:6	Reserved.	
	MAIN_YR_ADJ[5:0]	5:0	Main window IBC Y adjustment of R.	
41h	REG102F83	7:0	Default: 0x20 Access: R/W	
(102F83h)	-	7:6	Reserved.	
	MAIN_YG_ADJ[5:0]	5:0	Main window IBC Y adjustment of G.	
42h	REG102F84	7:0	Default: 0x20 Access: R/W	
(102F84h)	-	7:6	Reserved.	
	MAIN_YB_ADJ[5:0]	5:0	Main window IBC Y adjustment of B.	
42h	REG102F85	7:0	Default: 0x20 Access: R/W	
(102F85h)	-	7:6	Reserved.	



Index (Absolute)	Mnemonic	Bit	Description	
	MAIN_YC_ADJ[5:0]	5:0	Main window IBC Y adjustment of C.	
43h	REG102F86	7:0	Default: 0x20 Access: R/W	
(102F86h)	-	7:6	Reserved.	
	MAIN_YM_ADJ[5:0]	5:0	Main window IBC Y adjustment of M.	
43h	REG102F87	7:0	Default: 0x20 Access: R/W	
(102F87h)	-	7:6	Reserved.	
	MAIN_YY_ADJ[5:0]	5:0	Main window IBC Y adjustment of Y.	
44h	REG102F88	7:0	Default: 0x20 Access: R/W	
(102F88h)	-	7:6	Reserved.	
	MAIN_YF_ADJ[5:0]	5:0	Main window IBC Y adjustment of F.	
45h	REG102F8A	7:0	Default: 0x20 Access: R/W	
(102F8Ah)		7:6	Reserved.	
	SUB_YR_ADJ[5:0]	5:0	Sub window IBC Y adjustment of R.	
45h	REG102F8B	7:0	Default: 0x20 Access: R/W	
(102F8Bh)		7:6	Reserved.	
	SUB_YG_ADJ[5:0]	5:0	Sub window IBC Y adjustment of G.	
46h	REG102F8C	7:0	Default: 0x20 Access: R/W	
(102F8Ch)	7, \(\) (	7:6	Reserved.	
	SUB_YB_ADJ[5:0]	5:0	Sub window IBC Y adjustment of B.	
46h	REG102F8D	7:0	Default: 0x20 Access: R/W	
(102F8Dh)		7:6	Reserved.	
	SUB_YC_ADJ[5:0]	5:0	Sub window IBC Y adjustment of C.	
47h	REG102F8E	7:0	Default: 0x20 Access: R/W	
(102F8Eh)	-	7:6	Reserved.	
	SUB_YM_ADJ[5:0]	5:0	Sub window IBC Y adjustment of M.	
47h	REG102F8F	7:0	Default: 0x20 Access: R/W	
(102F8Fh)	-	7:6	Reserved.	
	SUB_YY_ADJ[5:0]	5:0	Sub window IBC Y adjustment of Y.	
48h	REG102F90	7:0	Default: 0x20 Access: R/W	
(102F90h)	-	7:6	Reserved.	
	SUB_YF_ADJ[5:0]	5:0	Sub window IBC Y adjustment of F.	
50h	REG102FA0	7:0	Default: 0x00 Access: R/W	
(102FA0h)	MAIN_Y_HIGH_PASS_EN	7	Main window Y H_CORING as high pass filter.	



ACE Regis	ter (Bank = 102F, Sub-bank	k = 18	3)
Index (Absolute)	Mnemonic	Bit	Description
	MAIN_Y_TABLE_STEP[2:0]	6:4	Main window Y H_CORING LUT step.
	MAIN_PC_MODE	3	Main window PC mode.
	-	2	Reserved.
	MAIN_Y_BAND2_H_CORING_EN	1	Main window Y band2 H_CORING enable.
	MAIN_Y_BAND1_H_CORING_EN	0	Main window Y band1 H_CORING enable.
50h	REG102FA1	7:0	Default: 0x00 Access: R/W
(102FA1h)	MAIN_C_HIGH_PASS_EN	7	Main window C H_CORING as high pass filter.
	MAIN_C_TABLE_STEP[2:0]	6:4	Main window C H_CORING LUT step.
	MAIN_WHITE_PEAK_LIMIT_EN	3	Main window white peak limit enable.
	-	2	Reserved.
	MAIN_C_BAND2_H_CORING_EN	1	Main window C band2 H_CORING enable.
	MAIN_C_BAND1_H_CORING_EN	0	Main window C band1 H_CORING enable.
51h	REG102FA2	7:0	Default: 0x00 Access: R/W
(102FA2h)	MAIN_Y_GAIN_TABLE1[7:0]	7:0	Main window Y gain table 1.
51h	REG102FA3	7:0	Default: 0x00 Access: R/W
(102FA3h)	MAIN_Y_GAIN_TABLE2[7:0]	7:0	Main window Y gain table 2.
52h	REG102FA4	7:0	Default: 0x00 Access: R/W
(102FA4h)	MAIN_Y_GAIN_TABLE3[7:0]	7:0	Main window Y gain table 3.
52h	REG102FA5	7:0	Default: 0x00 Access: R/W
(102FA5h)	MAIN_Y_GAIN_TABLE4[7:0]	7:0	Main window Y gain table 4.
53h	REG102FA6	7:0	Default: 0x00 Access: R/W
(102FA6h)	MAIN_C_GAIN_TABLE1[7:0]	7:0	Main window C gain table 1.
53h	REG102FA7	7:0	Default: 0x00 Access: R/W
(102FA7h)	MAIN_C_GAIN_TABLE2[7:0]	7:0	Main window C gain table 2.
54h	REG102FA8	7:0	Default: 0x00 Access: R/W
(102FA8h)	MAIN_C_GAIN_TABLE3[7:0]	7:0	Main window C gain table 3.
54h	REG102FA9	7:0	Default: 0x00 Access: R/W
(102FA9h)	MAIN_C_GAIN_TABLE4[7:0]	7:0	Main window C gain table 4.
55h	REG102FAA	7:0	Default: 0x00 Access: R/W
(102FAAh)	MAIN_Y_NOISE_MASKING_EN	7	Main window horizontal Y noise-masking enable.
	MAIN_Y_COLOR_NOISE_MASKING _EN	6	Main window horizontal Y noise-masking color adaptive enable.
	MAIN_Y_NOISE_MASK_GAIN[5:0]	5:0	Main window horizontal Y noise-masking gain



ACE Regis	ter (Bank = 102F, Sub-bank	K = 18	3)	
Index (Absolute)	Mnemonic	Bit	Description	·.C
			(xxxx.xx).	
55h	REG102FAB	7:0	Default: 0x00	Access: R/W
(102FABh)	MAIN_C_NOISE_MASKING_EN	7	Main window horizontal C noise-masking enable.	
	MAIN_C_COLOR_NOISE_MASKING _EN	6	Main window horizontal C adaptive enable.	noise-masking color
	MAIN_C_NOISE_MASK_GAIN[5:0]	5:0	Main window horizontal C (xxxx.xx).	noise-masking gain
56h	REG102FAC	7:0	Default: 0xFF	Access: R/W
(102FACh)	MAIN_Y_NM_MIN_THRD[3:0]	7:4	Main window Y noise-masl	king min value threshold.
	MAIN_Y_NM_MAX_THRD[3:0]	3:0	Main window Y noise-masl	king max value threshold.
56h	REG102FAD	7:0	Default: 0xFF	Access: R/W
(102FADh)	MAIN_C_NM_MIN_THRD[3:0]	7:4	Main window C noise-masl	king min value threshold.
	MAIN_C_NM_MAX_THRD[3:0]	3:0	Main window C noise-mas	king max value threshold.
57h	REG102FAE	7:0	Default: 0x81	Access: R/W
(102FAEh)	COLOR_PK_WIN1_NM_ENTRY _VALUE[3:0]	7:4	Flesh color adaptive noise-	masking strength (x.xxx).
		3:2	Reserved.	
	MAIN_COLOR_NM_STEP[1:0]	1:0	Main window color noise-n	nasking step.
57h	REG102FAF	7:0	Default: 0x81	Access: R/W
(102FAFh)	COLOR_PK_WIN2_NM_ENTRY _VALUE[3:0]	7:4	Blue color adaptive noise-r	masking strength (x.xxx).
		3:2	Reserved.	
	SUB_COLOR_NM_STEP[1:0]	1:0	Sub window color noise-m	asking step.
58h	REG102FB0	7:0	Default: 0x00	Access: R/W
(102FB0h)	SUB_Y_HIGH_PASS_EN	7	Sub window Y H_CORING	as high pass filter.
	SUB_Y_TABLE_STEP[2:0]	6:4	Sub window Y H_CORING	LUT step.
	SUB_PC_MODE	3	Sub window PC mode.	
	-	2	Reserved.	
	SUB_Y_BAND2_H_CORING_EN	1	Sub window Y band2 H_C	ORING enable.
	SUB_Y_BAND1_H_CORING_EN	0	Sub window Y band1 H_C	ORING enable.
58h	REG102FB1	7:0	Default: 0x00	Access: R/W
(102FB1h)	SUB_C_HIGH_PASS_EN	7	Sub window C H_CORING	as high pass filter.
	SUB_C_TABLE_STEP[2:0]	6:4	Sub window C H_CORING	LUT step.
	SUB_WHITE_PEAK_LIMIT_EN	3	Sub window white peak lin	nit enable.



ACE Regis	ter (Bank = 102F, Sub-bank	k = 18	3)
Index (Absolute)	Mnemonic	Bit	Description
	-	2	Reserved.
	SUB_C_BAND2_H_CORING_EN	1	Sub window C band2 H_CORING enable.
	SUB_C_BAND1_H_CORING_EN	0	Sub window C band1 H_CORING enable.
59h	REG102FB2	7:0	Default: 0x00 Access: R/W
(102FB2h)	SUB_Y_GAIN_TABLE1[7:0]	7:0	Sub window Y gain table 1.
59h	REG102FB3	7:0	Default: 0x00 Access: R/W
(102FB3h)	SUB_Y_GAIN_TABLE2[7:0]	7:0	Sub window Y gain table 2.
5Ah	REG102FB4	7:0	Default: 0x00 Access: R/W
(102FB4h)	SUB_Y_GAIN_TABLE3[7:0]	7:0	Sub window Y gain table 3.
5Ah	REG102FB5	7:0	Default: 0x00 Access: R/W
(102FB5h)	SUB_Y_GAIN_TABLE4[7:0]	7:0	Sub window Y gain table 4.
5Bh	REG102FB6	7:0	Default: 0x00 Access: R/W
(102FB6h)	SUB_C_CORE_TABLE1[7:0]	7:0	Sub window C gain table 1.
5Bh	REG102FB7	7:0	Default: 0x00 Access: R/W
(102FB7h)	SUB_C_CORE_TABLE2[7:0]	7:0	Sub window C gain table 2.
5Ch	REG102FB8	7:0	Default: 0x00 Access: R/W
(102FB8h)	SUB_C_CORE_TABLE3[7:0]	7:0	Sub window C gain table 3.
5Ch	REG102FB9	7:0	Default: 0x00 Access: R/W
(102FB9h)	SUB_C_CORE_TABLE4[7:0]	7:0	Sub window C gain table 4.
5Dh	REG102FBA	7:0	Default: 0x00 Access: R/W
(102FBAh)	SUB_Y_NOISE_MASKING_EN	7	Sub window horizontal Y noise-masking enable.
	SUB_Y_COLOR_NOISE_MASKING _EN	6	Sub window horizontal Y noise-masking color adaptive enable.
	SUB_Y_NOISE_MASK_GAIN[5:0]	5:0	Sub window horizontal Y noise-masking gain (xxxx.xx).
5Dh	REG102FBB	7:0	Default: 0x00 Access: R/W
(102FBBh)	SUB_C_NOISE_MASKING_EN	7	Sub window horizontal C noise-masking enable.
	SUB_C_COLOR_NOISE_MASKING _EN	6	Sub window horizontal C noise-masking color adaptive enable.
	SUB_C_NOISE_MASK_GAIN[5:0]	5:0	Sub window horizontal C noise-masking gain (xxxx.xx).
5Eh	REG102FBC	7:0	Default: 0xFF Access: R/W
(102FBCh)	SUB_Y_NM_MIN_THRD[3:0]	7:4	Sub window Y noise-masking min value threshold.
	SUB_Y_NM_MAX_THRD[3:0]	3:0	Sub window Y noise-masking max value threshold.



ACE Register (Bank = 102F, Sub-bank = 18)				
Index (Absolute)	Mnemonic	Bit	Description	<b>\C</b>
5Eh	REG102FBD	7:0	Default: 0xFF	Access: R/W
(102FBDh)	SUB_C_NM_MIN_THRD[3:0]	7:4	Sub window C noise-masking min value threshold.	
	SUB_C_NM_MAX_THRD[3:0]	3:0	Sub window C noise-mas	king max value threshold.
60h	REG102FC0	7:0	Default: 0x00	Access: R/W
(102FC0h)	MAIN_IHC_EN	7	Main window IHC enable	
	SUB_IHC_EN	6	Sub window IHC enable.	
	-	5:3	Reserved.	
	PSEUDO_VCLR_NO[1:0]	2:1	Pseudo return to initial va 00: 1 frame initial. 01: 2 frame initial. 10: 4 frame initial. 11: 8 frame initial.	alue frame numbers.
	PSEUDO_VCLR_EN	0	Pseudo return to initial va	alue by VCLEAR enable.
61h	REG102FC2	7:0	Default: 0x00	Access: R/W
(102FC2h)	-	7	Reserved	
	MAIN_HUE_USER_R[6:0]	6:0	Main window IHC hue ad	justment of R.
61h	REG102FC3	7:0	Default: 0x00	Access: R/W
(102FC3h)		7	Reserved.	
	MAIN_HUE_USER_G[6:0]	6:0	Main window IHC hue ad	justment of G.
62h	REG102FC4	7:0	Default: 0x00	Access: R/W
(102FC4h)	. ~ >	7	Reserved.	
	MAIN_HUE_USER_B[6:0]	6:0	Main window IHC hue ad	justment of B.
62h	REG102FC5	7:0	Default: 0x00	Access: R/W
(102FC5h)	<u>'</u>	7	Reserved.	
	MAIN_HUE_USER_C[6:0]	6:0	Main window IHC hue ad	justment of C.
63h	REG102FC6	7:0	Default: 0x00	Access: R/W
(102FC6h)	-	7	Reserved.	
	MAIN_HUE_USER_M[6:0]	6:0	Main window IHC hue ad	justment of M.
63h	REG102FC7	7:0	Default: 0x00	Access: R/W
(102FC7h)	-	7	Reserved.	
	MAIN_HUE_USER_Y[6:0]	6:0	Main window IHC hue ad	justment of Y.
64h	REG102FC8	7:0	Default: 0x00	Access: R/W
(102FC8h)	-	7	Reserved.	
	MAIN_HUE_USER_F[6:0]	6:0	Main window IHC hue ad	justment of F.



Index	Mnemonic	Bit	Description	
(Absolute)	Witemonic	Dit	Description	·.C
65h	REG102FCA	7:0	Default: 0x00	Access: R/W
(102FCAh)	-	7	Reserved.	
	SUB_HUE_USER_R[6:0]	6:0	Sub window IHC hue adj	ustment of R.
65h	REG102FCB	7:0	Default: 0x00	Access: R/W
(102FCBh)	-	7	Reserved.	2
	SUB_HUE_USER_G[6:0]	6:0	Sub window IHC hue adj	ustment of G.
66h	REG102FCC	7:0	Default: 0x00	Access: R/W
(102FCCh)	-	7	Reserved.	
	SUB_HUE_USER_B[6:0]	6:0	Sub window IHC hue adj	ustment of B.
66h	REG102FCD	7:0	Default: 0x00	Access: R/W
(102FCDh)		7	Reserved.	
	SUB_HUE_USER_C[6:0]	6:0	Sub window IHC hue adj	ustment of C.
67h	REG102FCE	7:0	Default: 0x00	Access: R/W
(102FCEh)		7	Reserved.	
	SUB_HUE_USER_M[6:0]	6:0	Sub window IHC hue adj	ustment of M.
67h	REG102FCF	7:0	Default: 0x00	Access: R/W
(102FCFh)	19 10 6	7	Reserved.	
	SUB_HUE_USER_Y[6:0]	6:0	Sub window IHC hue adj	ustment of Y.
68h	REG102FD0	7:0	Default: 0x00	Access: R/W
(102FD0h)	- ~ ()	7	Reserved.	
	SUB_HUE_USER_F[6:0]	6:0	Sub window IHC hue adj	ustment of F.
69h	REG102FD2	7:0	Default: 0x00	Access: R/W
(102FD2h)	COLOR_PK_TEST_EN[1:0]	7:6	Color adaptive test mode noise-masking.	enable in horizontal
	SUB_COLOR_PK_WIN2_EN	5	Sub window color adaptive noise-masking.	ve win2 enable in horizonta
	SUB_COLOR_PK_WIN1_EN	4	Sub window color adaption noise-masking.	ve win1 enable in horizonta
	-	3:2	Reserved.	
	MAIN_COLOR_PK_WIN2_EN	1	Main window color adapt noise-masking.	ive win2 enable in horizont
	MAIN_COLOR_PK_WIN1_EN	0	-	ive win1 enable in horizont
69h	REG102FD3	7:0	Default: 0x00	Access: R/W



Index	Mnemonic	Bit	Description
(Absolute)	THE CONTROL OF THE CO	אום	2 Control of the cont
(102FD3h)	-	7:4	Reserved.
	COLOR_PK_WIN2_TRANSITION _STEP[1:0]	3:2	Color adaptive win2 transition step in horizontal noise-masking.
	COLOR_PK_WIN1_TRANSITION _STEP[1:0]	1:0	Color adaptive win1 transition step in horizontal noise-masking.
6Ah	REG102FD4	7:0	Default: 0x00 Access: R/W
(102FD4h)	COLOR_PK_WIN1_CB_UP[7:0]	7:0	Color adaptive win1 cb up in horizontal noise-masking.
6Ah	REG102FD5	7:0	Default: 0x00 Access: R/W
(102FD5h)	COLOR_PK_WIN1_CR_UP[7:0]	7:0	Color adaptive win1 cr up in horizontal noise-masking.
6Bh	REG102FD6	7:0	Default: 0x00 Access: R/W
(102FD6h)	COLOR_PK_WIN1_CB_DOWN[7:0]	7:0	Color adaptive win1 cb down in horizontal noise-masking.
6Bh	REG102FD7	7:0	Default: 0x00 Access: R/W
(102FD7h)	COLOR_PK_WIN1_CR_DOWN[7:0]	7:0	Color adaptive win1 cr down in horizontal noise-masking.
6Ch	REG102FD8	7:0	Default: 0x00 Access: R/W
(102FD8h)	COLOR_PK_WIN2_CB_UP[7:0]	7:0	Color adaptive win2 cb up in horizontal noise-masking.
6Ch	REG102FD9	7:0	Default: 0x00 Access: R/W
(102FD9h)	COLOR_PK_WIN2_CR_UP[7:0]	7:0	Color adaptive win2 cr up in horizontal noise-masking.
6Dh	REG102FDA	7:0	Default: 0x00 Access: R/W
(102FDAh)	COLOR_PK_WIN2_CB_DOWN[7:0]	7:0	Color adaptive win2 cb down in horizontal noise-masking.
6Dh	REG102FDB	7:0	Default: 0x00 Access: R/W
(102FDBh)	COLOR_PK_WIN2_CR_DOWN[7:0]	7:0	Color adaptive win2 cr down in horizontal noise-masking.
6Eh	REG102FDC	7:0	Default: 0x00 Access: R/W
(102FDCh)	-	7:5	Reserved.
	SUB_R2Y_EN	4	Sub window RGB to YCbCr enable.
	-	3:2	Reserved.
	R2Y_DITHER_EN	1	RGB to YCbCr dither enable.
	MAIN_R2Y_EN	0	Main window RGB to YCbCr enable.



ACE Regis	ter (Bank = 102F, Sub-bank	c = 18	3)	
Index (Absolute)	Mnemonic	Bit	Description	<b>.</b> C
6Fh	REG102FDE	7:0	Default: 0x00	Access: R/W
(102FDEh)	-	7:6	Reserved.	
	SUB_R2Y_EQ_SEL[1:0]	5:4	Sub window RGB to YCb0	Cr equation selection.
	-	3:2	Reserved.	
	MAIN_R2Y_EQ_SEL[1:0]	1:0	Main window RGB to YCb	Cr equation selection.
70h	REG102FE0	7:0	Default: 0x00	Access: R/W
(102FE0h)	-	7:5	Reserved.	
	SUB_NM_LOW_Y_EN	4	Sub window mosquito no	ise low y mode enable.
	-	3:1	Reserved.	
	MAIN_NM_LOW_Y_EN	0	Main window mosquito no	oise low y mode enable.
71h	REG102FE2	7:0	Default: 0x00	Access: R/W
(102FE2h)	MAIN_NM_LOW_Y_TH[7:0]	7:0	Main window mosquito no	oise low y mode threshold.
72h	REG102FE4	7:0	Default: 0x00	Access: R/W
(102FE4h)	-	7:6	Reserved.	
	MAIN_NM_LOW_Y_GAIN[5:0]	5:0	Main window mosquito no	oise low y mode gain.
72h	REG102FE5	7:0	Default: 0x00	Access: R/W
(102FE5h)		7:2	Reserved.	
	MAIN_NM_LOW_Y_STEP[1:0]	1:0	Main window mosquito no	oise low y mode step.
73h	REG102FE6	7:0	Default: 0x00	Access: R/W
(102FE6h)	SUB_NM_LOW_Y_TH[7:0]	7:0	Sub window mosquito no	ise low y mode threshold.
74h	REG102FE8	7:0	Default: 0x00	Access: R/W
(102FE8h)	$\cdot \circ$	7:6	Reserved.	
	SUB_NM_LOW_Y_GAIN[5:0]	5:0	Sub window mosquito no	ise low y mode gain.
74h	REG102FE9	7:0	Default: 0x00	Access: R/W
(102FE9h)	-	7:2	Reserved.	
	SUB_NM_LOW_Y_STEP[1:0]	1:0	Sub window mosquito no	ise low y mode step.

## PEAKING Register (Bank = 102F, Sub-bank = 19)

PEAKING	PEAKING Register (Bank = 102F, Sub-bank = 19)				
Index (Absolute)					
10h	REG102F20	7:0	Default: 0x00	Access: R/W	
(102F20h)	VPS_SRAM_ACT	7	2D peaking line-buffer S	SRAM active.	



PEAKING	Register (Bank = 102F, Sub-	bank =	= 19)	
Index (Absolute)	Mnemonic	Bit	Description	·.C
	MAIN_Y_LPF_COEF[2:0]	6:4	Main window horizontal coefficient.	Y low pass filter
	SUB_IS_MWE_EN	3	Sub window is MWE.	740
	-	2:1	Reserved.	
	MAIN_POST_PEAKING_EN	0	Main window 2D peakin	g enable.
10h	REG102F21	7:0	Default: 0x00	Access: R/W
(102F21h)	MAIN_BAND8_PEAKING_EN	7	Main window band8 pea	aking enable.
	MAIN_BAND7_PEAKING_EN	6	Main window band7 pea	aking enable.
	MAIN_BAND6_PEAKING_EN	5	Main window band6 pea	aking enable.
	MAIN_BAND5_PEAKING_EN	4	Main window band5 pea	aking enable.
	MAIN_BAND4_PEAKING_EN	3	Main window band4 pea	aking enable.
	MAIN_BAND3_PEAKING_EN	2	Main window band3 pea	aking enable.
	MAIN_BAND2_PEAKING_EN	1	Main window band2 pea	aking enable.
	MAIN_BAND1_PEAKING_EN	0	Main window band1 pea	aking enable.
11h	REG102F22	7:0	Default: 0x00	Access: R/W
(102F22h)	MAIN_BAND4_COEF_STEP[1:0]	7:6	Main window band4 coe	efficient step.
	MAIN_BAND3_COEF_STEP[1:0]	5:4	Main window band3 coe	efficient step.
	MAIN_BAND2_COEF_STEP[1:0]	3:2	Main window band2 coe	efficient step.
	MAIN_BAND1_COEF_STEP[1:0]	1:0	Main window band1 coe	efficient step.
11h	REG102F23	7:0	Default: 0x00	Access: R/W
(102F23h)	MAIN_BAND8_COEF_STEP[1:0]	7:6	Main window band8 coe	efficient step.
	MAIN_BAND7_COEF_STEP[1:0]	5:4	Main window band7 coe	efficient step.
	MAIN_BAND6_COEF_STEP[1:0]	3:2	Main window band6 coe	efficient step.
	MAIN_BAND5_COEF_STEP[1:0]	1:0	Main window band5 coe	efficient step.
12h	REG102F24	7:0	Default: 0x00	Access: R/W
(102F24h)	MAIN_V_NOISE_MASKING_EN	7	Main window vertical Y	noise-masking enable.
7	MAIN_V_COLOR_NOISE_	6	Main window vertical Y	noise-masking color
	MASKING_EN		adaptive enable.	
	MAIN_V_NOISE_MASK_GAIN[5:0]	5:0	Main window vertical Y	noise-masking gain.
12h	REG102F25	7:0	Default: 0x00	Access: R/W
(102F25h)	-	7	Reserved.	
	MAIN_V_LPF_COEF_2[2:0]	6:4	Main window vertical cer	ntral pixel Y LPF coefficient
	-	3	Reserved.	



Index (Absolute)	Mnemonic	Bit	Description
	MAIN_V_LPF_COEF_1[2:0]	2:0	Main window vertical up-down pixel Y LPF coefficient.
13h	REG102F26	7:0	Default: 0x00 Access: R/W
(102F26h)	MAIN_CORING_THRD_2[3:0]	7:4	Main window coring threshold 2.
	MAIN_CORING_THRD_1[3:0]	3:0	Main window coring threshold 1.
13h	REG102F27	7:0	Default: 0x10 Access: R/W
(102F27h)	-	7:6	Reserved.
	MAIN_OSD_SHARPNESS_CTRL[5:0]	5:0	Main window user sharpness adjust.
14h	REG102F28	7:0	Default: 0x00 Access: R/W
(102F28h)	-	7	Reserved.
	SUB_Y_LPF_COEF[2:0]	6:4	Sub window horizontal Y LPF coefficient.
	MAIN_SUB_EXCHANGE_EN	3	Main/Sub window swap enable.
	-	2:1	Reserved.
	SUB_POST_PEAKING_EN	0	Sub window 2D peaking enable.
14h	REG102F29	7:0	Default: 0x00 Access: R/W
(102F29h)	SUB_BAND8_PEAKING_EN	7	Sub window band8 peaking enable.
	SUB_BAND7_PEAKING_EN	6	Sub window band7 peaking enable.
	SUB_BAND6_PEAKING_EN	5	Sub window band6 peaking enable.
	SUB_BAND5_PEAKING_EN	4	Sub window band5 peaking enable.
	SUB_BAND4_PEAKING_EN	3	Sub window band4 peaking enable.
	SUB_BAND3_PEAKING_EN	2	Sub window band3 peaking enable.
	SUB_BAND2_PEAKING_EN	1	Sub window band2 peaking enable.
	SUB_BAND1_PEAKING_EN	0	Sub window band1 peaking enable.
15h	REG102F2A	7:0	Default: 0x00 Access: R/W
(102F2Ah)	SUB_BAND4_COEF_STEP[1:0]	7:6	Sub window band4 coefficient step.
	SUB_BAND3_COEF_STEP[1:0]	5:4	Sub window band3 coefficient step.
	SUB_BAND2_COEF_STEP[1:0]	3:2	Sub window band2 coefficient step.
	SUB_BAND1_COEF_STEP[1:0]	1:0	Sub window band1 coefficient step.
15h	REG102F2B	7:0	Default: 0x00 Access: R/W
(102F2Bh)	SUB_BAND8_COEF_STEP[1:0]	7:6	Sub window band8 coefficient step.
	SUB_BAND7_COEF_STEP[1:0]	5:4	Sub window band7 coefficient step.
	SUB_BAND6_COEF_STEP[1:0]	3:2	Sub window band6 coefficient step.
	SUB_BAND5_COEF_STEP[1:0]	1:0	Sub window band5 coefficient step.



PEAKING I	Register (Bank = 102F, Sub-l	oank =	= 19)	
Index (Absolute)	Mnemonic	Bit	Description	<b>.</b> C
16h	REG102F2C	7:0	Default: 0x00	Access: R/W
(102F2Ch)	SUB_V_NOISE_MASKING_EN	7	Sub window vertical Y n	oise-masking enable.
: <u>-</u>	SUB_V_COLOR_NOISE_MASKING _EN	6	Sub window vertical Y n adaptive enable.	oise-masking color
;	SUB_V_NOISE_MASK_GAIN[5:0]	5:0	Sub window vertical Y n	oise-masking gain.
16h	REG102F2D	7:0	Default: 0x00	Access: R/W
(102F2Dh)	-	7	Reserved.	
:	SUB_V_LPF_COEF_2[2:0]	6:4	Sub window vertical cer	ntral pixel Y LPF coefficient.
		3	Reserved.	
:	SUB_V_LPF_COEF_1[2:0]	2:0	Sub window vertical up- coefficient.	down pixel Y LPF
17h	REG102F2E	7:0	Default: 0x00	Access: R/W
(102F2Eh)	SUB_CORING_THRD_2[3:0]	7:4	Sub window coring threshold 2.	
;	SUB_CORING_THRD_1[3:0]	3:0	Sub window coring three	shold 1.
17h	REG102F2F	7:0	Default: 0x10	Access: R/W
(102F2Fh)	X.O.	7:6	Reserved.	
	SUB_OSD_SHARPNESS_CTRL[5:0]	5:0	Sub window user sharpr	ness adjust.
18h	REG102F30	7:0	Default: 0x00	Access: R/W
(102F30h)		7:6	Reserved.	
	MAIN_BAND1_COEF[5:0]	5:0	Main window band1 coe	efficient.
18h	REG102F31	7:0	Default: 0x00	Access: R/W
(102F31h)	<b>⊘</b> `	7:6	Reserved.	
	MAIN_BAND2_COEF[5:0]	5:0	Main window band2 coe	efficient.
19h	REG102F32	7:0	Default: 0x00	Access: R/W
(102F32h)	-	7:6	Reserved.	
	MAIN_BAND3_COEF[5:0]	5:0	Main window band3 coe	efficient.
19h	REG102F33	7:0	Default: 0x00	Access: R/W
(102F33h)		7:6	Reserved.	
	MAIN_BAND4_COEF[5:0]	5:0	Main window band4 coe	efficient.
1Ah	REG102F34	7:0	Default: 0x00	Access: R/W
(102F34h)	-	7:6	Reserved.	
	MAIN_BAND5_COEF[5:0]	5:0	Main window band5 coe	efficient.
1Ah	REG102F35	7:0	Default: 0x00	Access: R/W



Index	Mnemonic	Bit	Description	
(Absolute)				
(102F35h)	-	7:6	Reserved.	
	MAIN_BAND6_COEF[5:0]	5:0	Main window band6 coefficient.	
1Bh	REG102F36	7:0	Default: 0x00 Access: R/W	
(102F36h)	-	7:6	Reserved.	
	MAIN_BAND7_COEF[5:0]	5:0	Main window band7 coefficient.	
1Bh	REG102F37	7:0	Default: 0x00 Access: R/W	
(102F37h)	-	7:6	Reserved.	
	MAIN_BAND8_COEF[5:0]	5:0	Main window band8 coefficient.	
1Ch	REG102F38	7:0	Default: 0x00 Access: R/W	
(102F38h)	-	7	Reserved.	
	MAIN_PEAKING_TERM2	6:4	Main window peaking term2 select.	
	SELECT[2:0]			
	-	3	Reserved.	
	MAIN_PEAKING_TERM1_ SELECT[2:0]	2:0	Main window peaking term1 select.	
1Ch	REG102F39	7:0	Default: 0x00 Access: R/W	
(102F39h)		7	Reserved.	
-	MAIN_PEAKING_TERM4_ SELECT[2:0]	6:4	Main window peaking term4 select.	
	-	3	Reserved.	
	MAIN_PEAKING_TERM3_	2:0	Main window peaking term3 select.	
	SELECT[2:0]			
1Dh	REG102F3A	7:0	Default: 0x00 Access: R/W	
(102F3Ah)		7	Reserved.	
	MAIN_PEAKING_TERM6_ SELECT[2:0]	6:4	Main window peaking term6 select.	
	-	3	Reserved.	
	MAIN_PEAKING_TERM5_ SELECT[2:0]	2:0	Main window peaking term5 select.	
1Dh	REG102F3B	7:0	Default: 0x00 Access: R/W	
(102F3Bh)	-	7	Reserved.	
	MAIN_PEAKING_TERM8_ SELECT[2:0]	6:4	Main window peaking term8 select.	
		3	Reserved.	



Index (Absolute)	Mnemonic	Bit	Description	·.C
	MAIN_PEAKING_TERM7_ SELECT[2:0]	2:0	Main window peaking to	erm7 select.
1Eh	REG102F3C	7:0	Default: 0x00	Access: R/W
(102F3Ch)	-	7	Reserved.	
	MAIN_PEAKING_TERM10_ SELECT[2:0]	6:4	Main window peaking to	erm10 select.
	-	3	Reserved.	
	MAIN_PEAKING_TERM9_ SELECT[2:0]	2:0	Main window peaking to	erm9 select.
1Eh	REG102F3D	7:0	Default: 0x00	Access: R/W
(102F3Dh)	-	7 Reserved.		
	MAIN_PEAKING_TERM12_ SELECT[2:0]	6:4	Main window peaking to	erm12 select.
		3	Reserved.	
	MAIN_PEAKING_TERM11_ SELECT[2:0]	2:0	Main window peaking to	erm11 select.
1Fh	REG102F3E	7:0	Default: 0x00	Access: R/W
(102F3Eh)	<b>1 1 1 1 1 1 1 1 1 1</b>	7	Reserved.	
	MAIN_PEAKING_TERM14_ SELECT[2:0]	6:4	Main window peaking to	erm14 select.
	- 0	3	Reserved.	
	MAIN_PEAKING_TERM13_ SELECT[2:0]	2:0	Main window peaking to	erm13 select.
1Fh	REG102F3F	7:0	Default: 0x00	Access: R/W
(102F3Fh)	-	7	Reserved.	
	MAIN_PEAKING_TERM16_ SELECT[2:0]	6:4	Main window peaking to	erm16 select.
) *	-	3	Reserved.	
	MAIN_PEAKING_TERM15_ SELECT[2:0]	2:0	Main window peaking to	erm15 select.
20h	REG102F40	7:0	Default: 0xFF	Access: R/W
(102F40h)	BAND1_OVERSHOOT_LIMIT[7:0]	7:0	Main window band1 ove	ershoot limit.
20h	REG102F41	7:0	Default: 0xFF	Access: R/W
(102F41h)	BAND2_OVERSHOOT_LIMIT[7:0]	7:0	Main window band2 ove	ershoot limit.



PEAKING	Register (Bank = 102F, Sub-	bank =	= 19)
Index (Absolute)	Mnemonic	Bit	Description
21h	REG102F42	7:0	Default: 0xFF Access: R/W
(102F42h)	BAND3_OVERSHOOT_LIMIT[7:0]	7:0	Main window band3 overshoot limit.
21h	REG102F43	7:0	Default: 0xFF Access: R/W
(102F43h)	BAND4_OVERSHOOT_LIMIT[7:0]	7:0	Main window band4 overshoot limit.
22h	REG102F44	7:0	Default: 0xFF Access: R/W
(102F44h)	BAND5_OVERSHOOT_LIMIT[7:0]	7:0	Main window band5 overshoot limit.
22h	REG102F45	7:0	Default: 0xFF Access: R/W
(102F45h)	BAND6_OVERSHOOT_LIMIT[7:0]	7:0	Main window band6 overshoot limit.
23h	REG102F46	7:0	Default: 0xFF Access: R/W
(102F46h)	BAND7_OVERSHOOT_LIMIT[7:0]	7:0	Main window band7 overshoot limit.
23h	REG102F47	7:0	Default: 0xFF Access: R/W
(102F47h)	BAND8_OVERSHOOT_LIMIT[7:0]	7:0	Main window band8 overshoot limit.
24h	REG102F48	7:0	Default: 0xFF Access: R/W
(102F48h)	BAND1_UNDERSHOOT_LIMIT[7:0]	7:0	Main window band1 undershoot limit.
24h	REG102F49	7:0	Default: 0xFF Access: R/W
(102F49h)	BAND2_UNDERSHOOT_LIMIT[7:0]	7:0	Main window band2 undershoot limit.
25h	REG102F4A	7:0	Default: 0xFF Access: R/W
(102F4Ah)	BAND3_UNDERSHOOT_LIMIT[7:0]	7:0	Main window band3 undershoot limit.
25h	REG102F4B	7:0	Default: 0xFF Access: R/W
(102F4Bh)	BAND4_UNDERSHOOT_LIMIT[7:0]	7:0	Main window band4 undershoot limit.
26h	REG102F4C	7:0	Default: 0xFF Access: R/W
(102F4Ch)	BAND5_UNDERSHOOT_LIMIT[7:0]	7:0	Main window band5 undershoot limit.
26h	REG102F4D	7:0	Default: 0xFF Access: R/W
(102F4Dh)	BAND6_UNDERSHOOT_LIMIT[7:0]	7:0	Main window band6 undershoot limit.
27h	REG102F4E	7:0	Default: 0xFF Access: R/W
(102F4Eh)	BAND7_UNDERSHOOT_LIMIT[7:0]	7:0	Main window band7 undershoot limit.
27h	REG102F4F	7:0	Default: 0xFF Access: R/W
(102F4Fh)	BAND8_UNDERSHOOT_LIMIT[7:0]	7:0	Main window band8 undershoot limit.
28h	REG102F50	7:0	Default: 0x00 Access: R/W
(102F50h)	-	7:6	Reserved.
	SUB_BAND1_COEF[5:0]	5:0	Sub window band1 coefficient.
28h	REG102F51	7:0	Default: 0x00 Access: R/W
(102F51h)	-	7:6	Reserved.



Index (Absolute)	Mnemonic	Bit	Description
	SUB_BAND2_COEF[5:0]	5:0	Sub window band2 coefficient.
29h	REG102F52	7:0	Default: 0x00 Access: R/W
(102F52h)	-	7:6	Reserved.
	SUB_BAND3_COEF[5:0]	5:0	Sub window band3 coefficient.
29h	REG102F53	7:0	Default: 0x00 Access: R/W
(102F53h)	-	7:6	Reserved.
	SUB_BAND4_COEF[5:0]	5:0	Sub window band4 coefficient.
2Ah	REG102F54	7:0	Default: 0x00 Access: R/W
(102F54h)	-	7:6	Reserved.
	SUB_BAND5_COEF[5:0]	5:0	Sub window band5 coefficient.
2Ah	REG102F55	7:0	Default: 0x00 Access: R/W
(102F55h)		7:6	Reserved.
	SUB_BAND6_COEF[5:0]	5:0	Sub window band6 coefficient.
2Bh	REG102F56	7:0	Default: 0x00 Access: R/W
(102F56h)		7:6	Reserved.
	SUB_BAND7_COEF[5:0]	5:0	Sub window band7 coefficient.
2Bh	REG102F57	7:0	Default: 0x00 Access: R/W
(102F57h)	$\gamma$ , $^{\prime}$ /, ( )	7:6	Reserved.
	SUB_BAND8_COEF[5:0]	5:0	Sub window band8 coefficient.
2Ch	REG102F58	7:0	Default: 0x00 Access: R/W
(102F58h)		7	Reserved.
	SUB_PEAKING_TERM2_SELECT[2:0]	6:4	Sub window peaking term2 select.
	<i>y</i>	3	Reserved.
	SUB_PEAKING_TERM1_SELECT[2:0]	2:0	Sub window peaking term1 select.
2Ch	REG102F59	7:0	Default: 0x00 Access: R/W
(102F59h)	-	7	Reserved.
	SUB_PEAKING_TERM4_SELECT[2:0]	6:4	Sub window peaking term4 select.
	-	3	Reserved.
	SUB_PEAKING_TERM3_SELECT[2:0]	2:0	Sub window peaking term3 select.
2Dh	REG102F5A	7:0	Default: 0x00 Access: R/W
(102F5Ah)	-	7	Reserved.
	SUB_PEAKING_TERM6_SELECT[2:0]	6:4	Sub window peaking term6 select.
	-	3	Reserved.



Index	Mnemonic	Bit	Description	
(Absolute)	WHETHORIC	Dit	Description	• <u>.</u> C
	SUB_PEAKING_TERM5_SELECT[2:0]	2:0	Sub window peaking ter	rm5 select.
2Dh	REG102F5B	7:0	Default: 0x00	Access: R/W
(102F5Bh)	-	7	Reserved.	~(0
	SUB_PEAKING_TERM8_SELECT[2:0]	6:4	Sub window peaking ter	rm8 select.
	-	3	Reserved.	
	SUB_PEAKING_TERM7_SELECT[2:0]	2:0	Sub window peaking ter	m7 select.
2Eh	REG102F5C	7:0	Default: 0x00	Access: R/W
(102F5Ch)	-	7	Reserved.	
	SUB_PEAKING_TERM10_SELECT[2:0]	6:4	Sub window peaking ter	rm10 select.
	-	3	Reserved.	4
	SUB_PEAKING_TERM9_SELECT[2:0]	2:0	Sub window peaking ter	rm9 select.
2Eh	REG102F5D	7:0	Default: 0x00	Access: R/W
(102F5Dh)		7	Reserved.	
	SUB_PEAKING_TERM12_SELECT[2:0]	6:4	Sub window peaking term12 select.	
		3	Reserved.	
	SUB_PEAKING_TERM11_SELECT[2:0]	2:0	Sub window peaking ter	rm11 select.
2Fh	REG102F5E	7:0	Default: 0x00	Access: R/W
(102F5Eh)	7, 1/,	7	Reserved.	
	SUB_PEAKING_TERM14_SELECT[2:0]	6:4	Sub window peaking ter	rm14 select.
	- ~0)	3	Reserved.	
	SUB_PEAKING_TERM13_SELECT[2:0]	2:0	Sub window peaking ter	m13 select.
2Fh	REG102F5F	7:0	Default: 0x00	Access: R/W
(102F5Fh)	<i>y</i>	7	Reserved.	
U	SUB_PEAKING_TERM16_SELECT[2:0]	6:4	Sub window peaking ter	rm16 select.
	-	3	Reserved.	
	SUB_PEAKING_TERM15_SELECT[2:0]	2:0	Sub window peaking ter	m15 select.
30h	REG102F60	7:0	Default: 0x00	Access: R/W
(102F60h)	MAIN_COLOR_PEAKING_EN	7	Main window color adap	otive peaking enable.
	-	6:4	Reserved.	
	SUB_COLOR_PEAKING_EN	3	Sub window color adapt	ive peaking enable.
	-	2:0	Reserved.	,
30h	REG102F61	7:0	Default: 0x33	Access: R/W
(102F61h)	MAIN_COLOR_CORING_EN	7	Main window color adap	otive coring enable.



PEAKING	Register (Bank = 102F, Sub-l	oank =	= 19)	
Index (Absolute)	Mnemonic	Bit	Description	٠,٥
	-	6	Reserved.	
	MAIN_CORING_THRD_STEP[1:0]	5:4	Main window coring ste	р.
	SUB_COLOR_CORING_EN	3	Sub window color adapt	ive coring enable.
	-	2	Reserved.	
	SUB_CORING_THRD_STEP[1:0]	1:0	Sub window coring step	
33h	REG102F66	7:0	Default: 0x00	Access: R/W
(102F66h)	MAIN_BAND2_CORING_THRD[3:0]	7:4	Main window band2 cor	ing threshold.
	MAIN_BAND1_CORING_THRD[3:0]	3:0	Main window band1 cor	ing threshold.
33h	REG102F67	7:0	Default: 0x00	Access: R/W
(102F67h)	MAIN_BAND4_CORING_THRD[3:0]	7:4	Main window band4 cor	ing threshold.
	MAIN_BAND3_CORING_THRD[3:0]	3:0	Main window band3 cor	ing threshold.
34h	REG102F68	7:0	Default: 0x00	Access: R/W
(102F68h)	MAIN_BAND6_CORING_THRD[3:0]	7:4	Main window band6 cor	ing threshold.
	MAIN_BAND5_CORING_THRD[3:0]	3:0	Main window band5 cor	ing threshold.
34h	REG102F69	7:0	Default: 0x00	Access: R/W
(102F69h)	MAIN_BAND8_CORING_THRD[3:0]	7:4	Main window band8 cor	ing threshold.
	MAIN_BAND7_CORING_THRD[3:0]	3:0	Main window band7 cor	ing threshold.
35h	REG102F6A	7:0	Default: 0x00	Access: R/W
(102F6Ah)	SUB_BAND2_CORING_THRD[3:0]	7:4	Sub window band2 cori	ng threshold.
	SUB_BAND1_CORING_THRD[3:0]	3:0	Sub window band1 cori	ng threshold.
35h	REG102F6B	7:0	Default: 0x00	Access: R/W
(102F6Bh)	SUB_BAND4_CORING_THRD[3:0]	7:4	Sub window band4 cori	ng threshold.
	SUB_BAND3_CORING_THRD[3:0]	3:0	Sub window band3 cori	ng threshold.
36h	REG102F6C	7:0	Default: 0x00	Access: R/W
(102F6Ch)	SUB_BAND6_CORING_THRD[3:0]	7:4	Sub window band6 cori	ng threshold.
	SUB_BAND5_CORING_THRD[3:0]	3:0	Sub window band5 cori	ng threshold.
36h	REG102F6D	7:0	Default: 0x00	Access: R/W
(102F6Dh)	SUB_BAND8_CORING_THRD[3:0]	7:4	Sub window band8 cori	ng threshold.
	SUB_BAND7_CORING_THRD[3:0]	3:0	Sub window band7 cori	ng threshold.
37h	REG102F6E	7:0	Default: 0x00	Access: R/W
(102F6Eh)	-	7:6	Reserved.	
	MAIN_CORING_THRD_SEC[5:0]	5:0	Main window color corir	ng limit.
37h	REG102F6F	7:0	Default: 0x00	Access: R/W



PEAKING	Register (Bank = 102F, Sub-	bank :	= 19)
Index (Absolute)	Mnemonic	Bit	Description
(102F6Fh)	-	7:6	Reserved.
	SUB_CORING_THRD_SEC[5:0]	5:0	Sub window color coring limit.
39h	REG102F72	7:0	Default: 0xFF Access: R/W
(102F72h)	MAIN_Y_V_NM_MIN_THRD[3:0]	7:4	Main window vertical Y mosquito noise remove mir value threshold.
	MAIN_Y_V_NM_MAX_THRD[3:0]	3:0	Main window vertical Y mosquito noise remove max value threshold.
3Ah	REG102F74	7:0	Default: 0xFF Access: R/W
(102F74h)	SUB_Y_V_NM_MIN_THRD[3:0]	7:4	Sub window vertical Y mosquito noise remove mir value threshold.
	SUB_Y_V_NM_MAX_THRD[3:0]	3:0	Sub window vertical Y mosquito noise remove max value threshold.
3Bh	REG102F76	7:0	Default: 0x00 Access: R/W
(102F76h)	SUB_CR_DELAY_NUM[1:0]	7:6	Sub window cr delay number.  0: No delay.  1: Delay 1T.  2: Delay 2T.  3: Delay 3T.
	MAIN_CR_DELAY_NUM[1:0]	5:4	Main window cr delay number.  0: No delay.  1: Delay 1T.  2: Delay 2T.  3: Delay 3T.
		3:2	Reserved.
	SUB_YC_DELAY_EN	1	Sub window yc delay enable.
	MAIN_YC_DELAY_EN	0	Main window yc delay enable.
3Bh	REG102F77	7:0	Default: 0x00 Access: R/W
(102F77h)	SUB_CB_DELAY_NUM[1:0]	7:6	Sub window cb delay number.  0: No delay.  1: Delay 1T.  2: Delay 2T.  3: Delay 3T.
	SUB_Y_DELAY_NUM[1:0]	5:4	Sub window y delay number.  0: No delay.  1: Delay 1T.  2: Delay 2T.  3: Delay 3T.



PEAKING	Register (Bank = 102F, Sub-	oank =	= 19)
Index (Absolute)	Mnemonic	Bit	Description
	MAIN_CB_DELAY_NUM[1:0]	3:2	Main window cb delay number.  0: No delay.  1: Delay 1T.  2: Delay 2T.  3: Delay 3T.
	MAIN_Y_DELAY_NUM[1:0]	1:0	Main window y delay number. 0: No delay. 1: Delay 1T. 2: Delay 2T. 3: Delay 3T.
60h (102FC0h)	REG102FC0	7:0	Default: 0x00 Access: R/W
(102FCOII)	- MAIN_GAUSS_LUT_STEP[1:0] - MAIN_GAUSS_NR_EN	7:6 5:4 3:1 0	Reserved.  Main window Gaussian SNR LUT step.  Reserved.  Main window Gaussian SNR enable.
60h	REG102FC1	<b>7:0</b>	Default: 0x00 Access: R/W
(102FC1h)	- AMANA CAUGO TUDDIA OL	7:5	Reserved.
61h	MAIN_GAUSS_THRD[4:0] REG102FC2	4:0 • 7:0	Main window Gaussian SNR threshold.  Default: 0x00 Access: R/W
(102FC2h)		7:6	Reserved.
	SUB_GAUSS_LUT_STEP[1:0]	5:4	Sub window Gaussian SNR LUT step.
	SUB_GAUSS_NR_EN	3:1	Reserved. Sub window green Gaussian SNR bypass enable.
61h	REG102FC3	7:0	Default: 0x00 Access: R/W
(102FC3h)	-	7:5	Reserved.
	SUB_GAUSS_THRD[4:0]	4:0	Sub window Gaussian SNR threshold.
62h	REG102FC4	7:0	Default: 0x04 Access: R/W
(102FC4h)	-	7:6	Reserved.
	MAIN_DERING_REF_WIDTH[1:0]	5:4	Main window dering reference width.  0: 5-pixel.  1: 4-pixel.  2: 3-pixel.  3: 2-pixel.
	-	3	Reserved.
	MAIN_DERING_INT_MUX[1:0]	2:1	Main window dering intensity mux.



	Register (Bank = 102F, Sub-				
Index (Absolute)	Mnemonic	Bit	Description	<b>.</b> C	
	MAIN_DERING_EN	0	Main window dering en	able.	
62h	REG102FC5	7:0	Default: 0x04	Access: R/W	
(102FC5h)	-	7:6	Reserved.		
	SUB_DERING_REF_WIDTH[1:0]	5:4	Sub window dering refe 0: 5-pixel. 1: 4-pixel. 2: 3-pixel. 3: 2-pixel.	erence width.	
	-	3	Reserved.		
	SUB_DERING_INT_MUX[1:0]	2:1	Sub window dering inte	nsity mux.	
	SUB_DERING_EN	0	Sub window dering ena	ble.	
63h	REG102FC6	7:0	Default: 0x88	Access: R/W	
(102FC6h)	SUB_DERING_BRIGHT_GAIN[3:0]	7:4	Sub window dering bright strength gain (x.xxx).		
	MAIN_DERING_BRIGHT_GAIN[3:0]	3:0	Main window dering bri	ght strength gain (x.xxx).	
63h	REG102FC7	7:0	Default: 0x88	Access: R/W	
(102FC7h)	SUB_DERING_DARK_GAIN[3:0]	7:4	Sub window dering dark	k strength gain (x.xxx).	
	MAIN_DERING_DARK_GAIN[3:0]	3:0	Main window dering da	rk strength gain (x.xxx).	
64h	REG102FC8	7:0	Default: 0x00	Access: R/W	
(102FC8h)	SNR_LUT_0[7:0]	7:0	Gaussian SNR Table 0.		
64h	REG102FC9	7:0	Default: 0x00	Access: R/W	
(102FC9h)	SNR_LUT_1[7:0]	7:0	Gaussian SNR Table 1.	T	
65h	REG102FCA	7:0	Default: 0x00	Access: R/W	
(102FCAh)	SNR_LUT_2[7:0]	7:0	Gaussian SNR Table 2.		
65h	REG102FCB	7:0	Default: 0x00	Access: R/W	
(102FCBh)	SNR_LUT_3[7:0]	7:0	Gaussian SNR Table 3.	T	
66h	REG102FCC	7:0	Default: 0x00	Access: R/W	
(102FCCh)	SNR_LUT_4[7:0]	7:0	Gaussian SNR Table 4.	T	
66h	REG102FCD	7:0	Default: 0x00	Access: R/W	
(102FCDh)	SNR_LUT_5[7:0]	7:0	Gaussian SNR Table 5.		
67h	REG102FCE	7:0	Default: 0x00	Access: R/W	
(102FCEh)	SNR_LUT_6[7:0]	7:0	Gaussian SNR Table 6.		
67h	REG102FCF	7:0	Default: 0x00	Access: R/W	
(102FCFh)	SNR_LUT_7[7:0]	7:0	Gaussian SNR Table 7.		
7Bh	REG102FF6	7:0	Default: 0x00	Access: R/W	



PEAKING	Register (Bank = 102F, Sub-	Dank :	= 17)	
Index (Absolute)	Mnemonic	Bit	Description	
(102FF6h)	-	7:5	Reserved.	
	SUB_V_NM_LOW_Y_EN	4	Sub window vertical mosquito noise low y mode enable.	
	-	3:1	Reserved.	
	MAIN_V_NM_LOW_Y_EN	0	Main window vertical mosquito noise low y mode enable.	
7Ch	REG102FF8	7:0	Default: 0x00 Access: R/W	
(102FF8h)	MAIN_V_NM_LOW_Y_TH[7:0]	7:0	Main window vertical mosquito noise low y mode threshold.	
7Dh	REG102FFA	7:0	Default: 0x00 Access: R/W	
(102FFAh)	-	7:6	Reserved.	
	MAIN_V_NM_LOW_Y_GAIN[5:0]	<b>5:0</b>	Main window vertical mosquito noise low y mode gain.	
7Dh	REG102FFB	7:0	Default: 0x00 Access: R/W	
(102FFBh)		7:2	Reserved.	
	MAIN_V_NM_LOW_Y_STEP[1:0]	1:0	Main window vertical mosquito noise low y mode step.	
7Eh	REG102FFC	7:0	Default: 0x00 Access: R/W	
(102FFCh)	SUB_V_NM_LOW_Y_TH[7:0]	7:0	Sub window vertical mosquito noise low y mode threshold.	
7Fh	REG102FFE	7:0	Default: 0x00 Access: R/W	
(102FFEh)		7:6	Reserved.	
	SUB_V_NM_LOW_Y_GAIN[5:0]	5:0	Sub window vertical mosquito noise low y mode gain.	
7Fh	REG102FFF	7:0	Default: 0x00 Access: R/W	
(102FFFh)	-	7:2	Reserved.	
	SUB_V_NM_LOW_Y_STEP[1:0]	1:0	Sub window vertical mosquito noise low y mode step.	

## DLC Register (Bank = 102F, Sub-bank = 1A)

DLC Register (Bank = 102F, Sub-bank = 1A)					
Index (Absolute)	Mnemonic	Bit	Description		
01h	REG102F02	7:0	Default: 0x00	Access: R/W	



DLC Regis	ster (Bank = 102F, Sub-bank =	1A)		
Index (Absolute)	Mnemonic	Bit	Description	<b>.</b> C
(102F02h)	MAIN_STATISTIC_V_START[7:0]	7:0	Main window histogram	vertical start.
01h	REG102F03	7:0	Default: 0x00	Access: R/W
(102F03h)	MAIN_STATISTIC_V_END[7:0]	7:0	Main window histogram	vertical end.
02h	REG102F04	7:0	Default: 0x00	Access: R/W
(102F04h)	MAIN_PRE_Y_GAIN_LSB[3:0]	7:4	Main window pre Y gair PRE_Y_GAIN_NEW(2.10 PRE_Y_GAIN_LSB}.	
	MAIN_Y_GAIN_LSB[3:0]	3:0	Main window Y gain LS Y_GAIN_NEW(2.10) = Y_GAIN_LSB}.	
02h	REG102F05	7:0	Default: 0x00	Access: R/W
(102F05h)	SUB_PRE_Y_GAIN_LSB[3:0]	7:4	Sub window pre Y gain PRE_Y_GAIN_NEW(2.10 PRE_Y_GAIN_LSB).	
	SUB_Y_GAIN_LSB[3:0]	3:0	Sub window Y gain LSB Y_GAIN_NEW(2.10) = Y_GAIN_LSB}.	
03h	REG102F06	7:0	Default: 0x00	Access: R/W
(102F06h)	SUB_STATISTIC_V_START[7:0]	7:0	Sub window histogram	vertical start.
03h	REG102F07	7:0	Default: 0x00	Access: R/W
(102F07h)	SUB_STATISTIC_V_END[7:0]	7:0	Sub window histogram	vertical end.
04h	REG102F08	7:0	Default: 0x00	Access: RO, R/W
(102F08h)	MAIN_CURVE_FIT_EN	7	Main window Luma cur	ve enable.
	SUB_CURVE_FIT_EN	6	Sub window Luma curv	e enable.
		5	Reserved.	
	HISTOGRAM_MODE	4	0: 3 section. 1: 8 section.	
	STATISTIC_ACK	3	Histogram Acknowledge	e.
	STATISTIC_REQUEST	2	Histogram Request.	
	MAIN_STATISTIC_EN	1	Main window statistic e	nable.
	SUB_STATISTIC_EN	0	Sub window statistic en	nable.
04h	REG102F09	7:0	Default: 0x00	Access: R/W
(102F09h)	STATISTIC_LOCATE[1:0]	7:6	Statistic locate. 00: Original location, be 01: Before LCE.	efore Y_CURVE_FIT.



DLC Regis	ster (Bank = 102F, Sub-bank =	1A)		
Index (Absolute)	Mnemonic	Bit	Description	<b>.</b> C
			10: Before H_CORING. 11: After PRE_YGAIN, b	pefore 2D_PEAKING.
	MAIN_CURVE_FIT_RGB_EN	5	Main window Luma cur mode enable.	ve enable as PC (RGB)
	SUB_CURVE_FIT_RGB_EN	4	Sub window Luma curv mode enable.	e enable as PC (RGB)
	PRE_BRI_DITHER_EN	3	Pre-y gain dither bit en	able.
	HIS_Y_RGB_MODE_EN	2	Histogram Y report as F	PC (RGB) mode enable.
	ACC_COUNTER22_EN	1	Histogram report sum a	accumulator add 1 bit.
	VARIABLE_RANGE_EN	0	Variable 8 section of his	stogram enable.
08h	REG102F10	7:0	Default: 0x00	Access: R/W
(102F10h)	-	7:1	Reserved.	13
	HIS_ACCELERATE_EN	0	Histogram Accelerate Enable.	
0Bh	REG102F16	7:0	Default: -	Access: RO
(102F16h)	MAIN_MAX_PIXEL[7:0]	7:0	Main window maximum	pixel.
0Bh	REG102F17	7:0	Default: -	Access: RO
(102F17h)	MAIN_MIN_PIXEL[7:0]	7:0	Main window minimum	pixel.
0Ch	REG102F18	7:0	Default: -	Access: RO
(102F18h)	SUB_MAX_PIXEL[7:0]	7:0	Sub window maximum	pixel.
0Ch	REG102F19	7:0	Default: -	Access: RO
(102F19h)	SUB_MIN_PIXEL[7:0]	7:0	Sub window minimum p	oixel.
0Dh	REG102F1A	7:0	Default: 0x00	Access: R/W
(102F1Ah)	\varphi	7	Reserved.	
Q,	MAIN_WHITE_SLOP_LSB[2:0]	6:4	Main window white slop SLOPE_NEW(1.10) = {	
	-	3	Reserved.	
	MAIN_BLACK_SLOP_LSB[2:0]	2:0	Main window black slop SLOPE_NEW(1.10) = {9	
0Dh	REG102F1B	7:0	Default: 0x00	Access: R/W
(102F1Bh)	-	7	Reserved.	
	SUB_WHITE_SLOP_LSB[2:0]	6:4	Sub window white slope SLOPE_NEW(1.10) = {	
	-	3	Reserved.	
	SUB_BLACK_SLOP_LSB[2:0]	2:0	Sub window black slope	E LSB.



DLC Regis	ster (Bank = 102F, Sub-bank =	1 <b>A</b> )		
Index (Absolute)	Mnemonic	Bit	Description	٠,٥
			$SLOPE_NEW(1.10) = {$	slope, SLOPE_LSB}.
0Eh	REG102F1C	7:0	Default: 0x00	Access: R/W
(102F1Ch)	-	7:2	Reserved.	X(0
	MAIN_BRI_ADJUST_LSB[1:0]	1:0	Main window Y adjust I	ow bit.
0Eh	REG102F1D	7:0	Default: 0x00	Access: R/W
(102F1Dh)	-	7:2	Reserved.	
	SUB_BRI_ADJUST_LSB[1:0]	1:0	Sub window Y adjust lo	w bit.
0Fh	REG102F1E	7:0	Default: 0x00	Access: R/W
(102F1Eh)	MAIN_BRI_ADJUST[7:0]	7:0	Main window Y adjust.	
0Fh	REG102F1F	7:0	Default: 0x00	Access: R/W
(102F1Fh)	SUB_BRI_ADJUST[7:0]	7:0	Sub window Y adjust.	
10h	REG102F20	7:0	Default: 0x00	Access: R/W
(102F20h)		7	Reserved.	
	MAIN_BLACK_START[6:0]	6:0	Main window black star	t.
10h	REG102F21	7:0	Default: 0x80	Access: R/W
(102F21h)	MAIN_BLACK_SLOP[7:0]	7:0	Main window black slop	e.
11h	REG102F22	7:0	Default: 0x00	Access: R/W
(102F22h)	7, 1, ()	7	Reserved.	
	MAIN_WHITE_START[6:0]	6:0	Main window white star	rt.
11h	REG102F23	7:0	Default: 0x80	Access: R/W
(102F23h)	MAIN_WHITE_SLOP[7:0]	7:0	Main window white slop	oe.
12h	REG102F24	7:0	Default: 0x00	Access: R/W
(102F24h)	) X	7	Reserved.	
	SUB_BLACK_START[6:0]	6:0	Sub window black start	
12h	REG102F25	7:0	Default: 0x80	Access: R/W
(102F25h)	SUB_BLACK_SLOP[7:0]	7:0	Sub window black slope	). 9.
13h	REG102F26	7:0	Default: 0x00	Access: R/W
(102F26h)	-	7	Reserved.	•
	SUB_WHITE_START[6:0]	6:0	Sub window white start	
13h	REG102F27	7:0	Default: 0x80	Access: R/W
(102F27h)	SUB_WHITE_SLOP[7:0]	7:0	Sub window white slope	
14h	REG102F28	7:0	Default: 0x40	Access: R/W
(102F28h)	MAIN_Y_GAIN[7:0]	7:0	Main window Y gain.	1



DLC Register (Bank = 102F, Sub-bank = 1A)				
Index (Absolute)	Mnemonic	Bit	Description	
14h	REG102F29	7:0	Default: 0x40 Access: R/W	
(102F29h)	MAIN_C_GAIN[7:0]	7:0	Main window C gain.	
15h	REG102F2A	7:0	Default: 0x40 Access: R/W	
(102F2Ah)	SUB_Y_GAIN[7:0]	7:0	Sub window Y gain.	
15h	REG102F2B	7:0	Default: 0x40 Access: R/W	
(102F2Bh)	SUB_C_GAIN[7:0]	7:0	Sub window C gain.	
16h	REG102F2C	7:0	Default: 0x40 Access: R/W	
(102F2Ch)	MAIN_PRE_Y_GAIN[7:0]	7:0	Main window pre-Y gain.	
16h	REG102F2D	7:0	Default: 0x40 Access: R/W	
(102F2Dh)	SUB_PRE_Y_GAIN[7:0]	7:0	Sub window pre-Y gain.	
17h	REG102F2E	7:0	Default: 0x00 Access: R/W	
(102F2Eh)	- ()	7:4	Reserved.	
	MAIN_SECOND_POST_BRI_ADJUST _LSB[1:0]	3:2	Main window second post Y adjust low bit (2's complement).	
	MAIN_POST_BRI_ADJUST_LSB[1:0]	1:0	Main window post Y adjust low bit (2's complement).	
17h	REG102F2F	7:0	Default: 0x00 Access: R/W	
(102F2Fh)		7:4	Reserved.	
	SUB_SECOND_POST_BRI_ADJUST_ LSB[1:0]	3:2	Sub window second post Y adjust low bit (2's complement).	
	SUB_POST_BRI_ADJUST_LSB[1:0]	1:0	Sub window post Y adjust low bit (2's complement).	
18h	REG102F30	7:0	Default: 0x00 Access: R/W	
(102F30h)	MAIN_POST_BRI_ADJUST[7:0]	7:0	Main window post Y adjust.	
18h	REG102F31	7:0	Default: 0x00 Access: R/W	
(102F31h)	SUB_POST_BRI_ADJUST[7:0]	7:0	Sub window post Y adjust.	
19h	REG102F32	7:0	Default: 0x00 Access: R/W	
(102F32h)	MAIN_SECOND_POST_BRI_ ADJUST[7:0]	7:0	Main window second post Y adjust.	
19h	REG102F33	7:0	Default: 0x00 Access: R/W	
(102F33h)	SUB_SECOND_POST_BRI_ ADJUST[7:0]	7:0	Sub window second post Y adjust.	
1Ch	REG102F38	7:0	Default: 0x20 Access: R/W	
(102F38h)	HISTOGRAM_RANGE1[7:0]	7:0	Variable 8 section of histogram range 1.	



DLC Register (Bank = 102F, Sub-bank = 1A)				
Index (Absolute)	Mnemonic	Bit	Description	<b>.</b> C
1Ch	REG102F39	7:0	Default: 0x40	Access: R/W
(102F39h)	HISTOGRAM_RANGE2[7:0]	7:0	Variable 8 section of his	stogram range 2.
1Dh	REG102F3A	7:0	Default: 0x60	Access: R/W
(102F3Ah)	HISTOGRAM_RANGE3[7:0]	7:0	Variable 8 section of his	stogram range 3.
1Dh	REG102F3B	7:0	Default: 0x80	Access: R/W
(102F3Bh)	HISTOGRAM_RANGE4[7:0]	7:0	Variable 8 section of his	stogram range 4.
1Eh	REG102F3C	7:0	Default: 0xA0	Access: R/W
(102F3Ch)	HISTOGRAM_RANGE5[7:0]	7:0	Variable 8 section of his	stogram range 5.
1Eh	REG102F3D	7:0	Default: 0xC0	Access: R/W
(102F3Dh)	HISTOGRAM_RANGE6[7:0]	7:0	Variable 8 section of his	stogram range 6.
1Fh	REG102F3E	7:0	Default: 0xE0	Access: R/W
(102F3Eh)	HISTOGRAM_RANGE7[7:0]	7:0	Variable 8 section of histogram range 7.	
28h	REG102F50	7:0	Default: -	Access: RO
(102F50h)	TOTAL_1F_00[7:0]	7:0	Histogram report section	n1.
28h	REG102F51	7:0	Default: -	Access: RO
(102F51h)	TOTAL_1F_00[15:8]	7:0	See description of '102	F50h'.
29h	REG102F52	7:0	Default: -	Access: RO
(102F52h)	TOTAL_3F_20[7:0]	7:0	Histogram report section	on2.
29h	REG102F53	7:0	Default: -	Access: RO
(102F53h)	TOTAL_3F_20[15:8]	7:0	See description of '102'	F52h'.
2Ah	REG102F54	7:0	Default: -	Access: RO
(102F54h)	TOTAL_5F_40[7:0]	7:0	Histogram report section	on3.
2Ah	REG102F55	7:0	Default: -	Access: RO
(102F55h)	TOTAL_5F_40[15:8]	7:0	See description of '102	F54h'.
2Bh	REG102F56	7:0	Default: -	Access: RO
(102F56h)	TOTAL_7F_60[7:0]	7:0	Histogram report section	on4.
2Bh	REG102F57	7:0	Default: -	Access: RO
(102F57h)	TOTAL_7F_60[15:8]	7:0	See description of '102	F56h'.
2Ch	REG102F58	7:0	Default: -	Access: RO
(102F58h)	TOTAL_9F_80[7:0]	7:0	Histogram report section	on5.
2Ch	REG102F59	7:0	Default: -	Access: RO
(102F59h)	TOTAL_9F_80[15:8]	7:0	See description of '102	F58h'.
2Dh	REG102F5A	7:0	Default: -	Access: RO



DLC Regis	DLC Register (Bank = 102F, Sub-bank = 1A)				
Index (Absolute)	Mnemonic	Bit	Description	·.C	
(102F5Ah)	TOTAL_BF_A0[7:0]	7:0	Histogram report section	n6.	
2Dh	REG102F5B	7:0	Default: -	Access: RO	
(102F5Bh)	TOTAL_BF_A0[15:8]	7:0	See description of '102I	₹5Ah'.	
2Eh	REG102F5C	7:0	Default: -	Access: RO	
(102F5Ch)	TOTAL_DF_C0[7:0]	7:0	Histogram report section	n7.	
2Eh	REG102F5D	7:0	Default: -	Access: RO	
(102F5Dh)	TOTAL_DF_C0[15:8]	7:0	See description of '102I	F5Ch'.	
2Fh	REG102F5E	7:0	Default: -	Access: RO	
(102F5Eh)	TOTAL_FF_E0[7:0]	7:0	Histogram report section	n8.	
2Fh	REG102F5F	7:0	Default: -	Access: RO	
(102F5Fh)	TOTAL_FF_E0[15:8]	7:0	See description of '102I	-5Eh'.	
30h	REG102F60	7:0	Default: 0x08	Access: R/W	
(102F60h)	MAIN_CURVE_FIT_TABLE_0[7:0]	7:0	Main window curve table 0.		
30h	REG102F61	7:0	Default: 0x18	Access: R/W	
(102F61h)	MAIN_CURVE_FIT_TABLE_1[7:0]	N_CURVE_FIT_TABLE_1[7:0] 7:0 Mai		Main window curve table 1.	
31h	REG102F62	7:0	Default: 0x28	Access: R/W	
(102F62h)	MAIN_CURVE_FIT_TABLE_2[7:0]	7:0	Main window curve tab	le 2.	
31h	REG102F63	7:0	Default: 0x38	Access: R/W	
(102F63h)	MAIN_CURVE_FIT_TABLE_3[7:0]	7:0	Main window curve tab	le 3.	
32h	REG102F64	7:0	Default: 0x48	Access: R/W	
(102F64h)	MAIN_CURVE_FIT_TABLE_4[7:0]	7:0	Main window curve tab	le 4.	
32h	REG102F65	7:0	Default: 0x58	Access: R/W	
(102F65h)	MAIN_CURVE_FIT_TABLE_5[7:0]	7:0	Main window curve tab	le 5.	
33h	REG102F66	7:0	Default: 0x68	Access: R/W	
(102F66h)	MAIN_CURVE_FIT_TABLE_6[7:0]	7:0	Main window curve tab	le 6.	
3 <b>3</b> h	REG102F67	7:0	Default: 0x78	Access: R/W	
(102F67h)	MAIN_CURVE_FIT_TABLE_7[7:0]	7:0	Main window curve tab	le 7.	
34h	REG102F68	7:0	Default: 0x88	Access: R/W	
(102F68h)	MAIN_CURVE_FIT_TABLE_8[7:0]	7:0	Main window curve tab	le 8.	
34h	REG102F69	7:0	Default: 0x98	Access: R/W	
(102F69h)	MAIN_CURVE_FIT_TABLE_9[7:0]	7:0	Main window curve tab	le 9.	
35h	REG102F6A	7:0	Default: 0xA8	Access: R/W	
(102F6Ah)	MAIN_CURVE_FIT_TABLE_10[7:0]	7:0	Main window curve tab	le 10.	



DLC Regis	DLC Register (Bank = 102F, Sub-bank = 1A)				
Index (Absolute)	Mnemonic	Bit	Description	<b>.</b> C	
35h	REG102F6B	7:0	Default: 0x00	Access: R/W	
(102F6Bh)	MAIN_CURVE_FIT_TABLE_11[7:0]	7:0	Main window curve tab	le 11.	
36h	REG102F6C	7:0	Default: 0xC8	Access: R/W	
(102F6Ch)	MAIN_CURVE_FIT_TABLE_12[7:0]	7:0	Main window curve tab	le 12.	
36h	REG102F6D	7:0	Default: 0xD8	Access: R/W	
(102F6Dh)	MAIN_CURVE_FIT_TABLE_13[7:0]	7:0	Main window curve tab	le 13.	
37h	REG102F6E	7:0	Default: 0xE8	Access: R/W	
(102F6Eh)	MAIN_CURVE_FIT_TABLE_14[7:0]	7:0	Main window curve tab	le 14.	
37h	REG102F6F	7:0	Default: 0xF8	Access: R/W	
(102F6Fh)	MAIN_CURVE_FIT_TABLE_15[7:0]	7:0	Main window curve tab	le 15.	
38h	REG102F70	7:0	Default: 0x08	Access: R/W	
(102F70h)	SUB_CURVE_FIT_TABLE_0[7:0]	7:0	Sub window curve table 0.		
38h	REG102F71	7:0	Default: 0x18	Access: R/W	
(102F71h)	SUB_CURVE_FIT_TABLE_1[7:0]	7:0	Sub window curve table	<b>1</b> .	
39h	REG102F72	7:0	Default: 0x28	Access: R/W	
(102F72h)	SUB_CURVE_FIT_TABLE_2[7:0]	7:0	Sub window curve table	2.	
39h	REG102F73	7:0	Default: 0x38	Access: R/W	
(102F73h)	SUB_CURVE_FIT_TABLE_3[7:0]	7:0	Sub window curve table	e 3.	
3Ah	REG102F74	7:0	Default: 0x48	Access: R/W	
(102F74h)	SUB_CURVE_FIT_TABLE_4[7:0]	7:0	Sub window curve table	e 4.	
3Ah	REG102F75	7:0	Default: 0x58	Access: R/W	
(102F75h)	SUB_CURVE_FIT_TABLE_5[7:0]	7:0	Sub window curve table	5.	
3Bh	REG102F76	7:0	Default: 0x68	Access: R/W	
(102F76h)	SUB_CURVE_FIT_TABLE_6[7:0]	7:0	Sub window curve table	e 6.	
3Bh	REG102F77	7:0	Default: 0x78	Access: R/W	
(102F77h)	SUB_CURVE_FIT_TABLE_7[7:0]	7:0	Sub window curve table	e 7.	
3Ch	REG102F78	7:0	Default: 0x88	Access: R/W	
(102F78h)	SUB_CURVE_FIT_TABLE_8[7:0]	7:0	Sub window curve table	8.	
3Ch	REG102F79	7:0	Default: 0x98	Access: R/W	
(102F79h)	SUB_CURVE_FIT_TABLE_9[7:0]	7:0	Sub window curve table	9.	
3Dh	REG102F7A	7:0	Default: 0xA8	Access: R/W	
(102F7Ah)	SUB_CURVE_FIT_TABLE_10[7:0]	7:0	Sub window curve table	e 10.	
3Dh	REG102F7B	7:0	Default: 0x00	Access: R/W	



DLC Regis	DLC Register (Bank = 102F, Sub-bank = 1A)				
Index (Absolute)	Mnemonic	Bit	Description		
(102F7Bh)	SUB_CURVE_FIT_TABLE_11[7:0]	7:0	Sub window curve table 11.		
3Eh	REG102F7C	7:0	Default: 0xC8 Access: R/W		
(102F7Ch)	SUB_CURVE_FIT_TABLE_12[7:0]	7:0	Sub window curve table 12.		
3Eh	REG102F7D	7:0	Default: 0xD8 Access: R/W		
(102F7Dh)	SUB_CURVE_FIT_TABLE_13[7:0]	7:0	Sub window curve table 13.		
3Fh	REG102F7E	7:0	Default: 0xE8 Access: R/W		
(102F7Eh)	SUB_CURVE_FIT_TABLE_14[7:0]	7:0	Sub window curve table 14.		
3Fh	REG102F7F	7:0	Default: 0xF8 Access: R/W		
(102F7Fh)	SUB_CURVE_FIT_TABLE_15[7:0]	7:0	Sub window curve table 15.		
40h	REG102F80	7:0	Default: - Access: RO		
(102F80h)	TOTAL_32_0[7:0]	7:0	Histogram report section 32_0.		
40h	REG102F81	7:0	Default: - Access: RO		
(102F81h)	TOTAL_32_0[15:8]	7:0	See description of '102F80h'.		
41h	REG102F82	7:0	Default: - Access: RO		
(102F82h)	TOTAL_32_1[7:0]	7:0	Histogram report section 32_1.		
41h	REG102F83	7:0	Default: - Access: RO		
(102F83h)	TOTAL_32_1[15:8]	7:0	See description of '102F82h'.		
42h	REG102F84	7:0	Default: - Access: RO		
(102F84h)	TOTAL_32_2[7:0]	7:0	Histogram report section 32_2.		
42h	REG102F85	7:0	Default: - Access: RO		
(102F85h)	TOTAL_32_2[15:8]	7:0	See description of '102F84h'.		
43h	REG102F86	7:0	Default: - Access: RO		
(102F86h)	TOTAL_32_3[7:0]	7:0	Histogram report section 32_3.		
43h	REG102F87	7:0	Default: - Access: RO		
(102F87h)	TOTAL_32_3[15:8]	7:0	See description of '102F86h'.		
44h	REG102F88	7:0	Default: - Access: RO		
(102F88h)	TOTAL_32_4[7:0]	7:0	Histogram report section 32_4.		
44h	REG102F89	7:0	Default: - Access: RO		
(102F89h)	TOTAL_32_4[15:8]	7:0	See description of '102F88h'.		
45h	REG102F8A	7:0	Default: - Access: RO		
(102F8Ah)	TOTAL_32_5[7:0]	7:0	Histogram report section 32_5.		
45h	REG102F8B	7:0	Default: - Access: RO		
(102F8Bh)	TOTAL_32_5[15:8]	7:0	See description of '102F8Ah'.		



DLC Register (Bank = 102F, Sub-bank = 1A)				
Index (Absolute)	Mnemonic	Bit	Description	<b>.</b> C
46h	REG102F8C	7:0	Default: -	Access: RO
(102F8Ch)	TOTAL_32_6[7:0]	7:0	Histogram report section	on 32_6.
46h	REG102F8D	7:0	Default: -	Access: RO
(102F8Dh)	TOTAL_32_6[15:8]	7:0	See description of '102	F8Ch'
47h	REG102F8E	7:0	Default: -	Access: RO
(102F8Eh)	TOTAL_32_7[7:0]	7:0	Histogram report section	on 32_7.
47h	REG102F8F	7:0	Default: -	Access: RO
(102F8Fh)	TOTAL_32_7[15:8]	7.0	See description of '102	F8Eh'.
48h	REG102F90	7:0	Default: -	Access: RO
(102F90h)	TOTAL_32_8[7:0]	7:0	Histogram report section	on 32_8.
48h	REG102F91	7:0	Default: -	Access: RO
(102F91h)	TOTAL_32_8[15:8]	7:0	See description of '102F90h'.	
49h	REG102F92	7:0	Default: -	Access: RO
(102F92h)	TOTAL_32_9[7:0]	7:0	Histogram report section	n 32_9.
49h	REG102F93	7:0	Default: -	Access: RO
(102F93h)	TOTAL_32_9[15:8]	7:0	See description of '102	F92h'.
4Ah	REG102F94	7:0	Default: -	Access: RO
(102F94h)	TOTAL_32_10[7:0]	7:0	Histogram report section	on 32_10.
4Ah	REG102F95	7:0	Default: -	Access: RO
(102F95h)	TOTAL_32_10[15:8]	7:0	See description of '102	F94h'.
4Bh	REG102F96	7:0	Default: -	Access: RO
(102F96h)	TOTAL_32_11[7:0]	7:0	Histogram report section	n 32_11.
4Bh	REG102F97	7:0	Default: -	Access: RO
(102F97h)	TOTAL_32_11[15:8]	7:0	See description of '102	F96h'.
4Ch	REG102F98	7:0	Default: -	Access: RO
(102F98h)	TOTAL_32_12[7:0]	7:0	Histogram report section	n 32_12.
4Ch	REG102F99	7:0	Default: -	Access: RO
(102F99h)	TOTAL_32_12[15:8]	7:0	See description of '102	F98h'.
4Dh	REG102F9A	7:0	Default: -	Access: RO
(102F9Ah)	TOTAL_32_13[7:0]	7:0	Histogram report section	on 32_13.
4Dh	REG102F9B	7:0	Default: -	Access: RO
(102F9Bh)	TOTAL_32_13[15:8]	7:0	See description of '102	F9Ah'.
4Eh	REG102F9C	7:0	Default: -	Access: RO



DLC Regis	ster (Bank = 102F, Sub-bank =	1A)		
Index (Absolute)	Mnemonic	Bit	Description	·.C
(102F9Ch)	TOTAL_32_14[7:0]	7:0	Histogram report section	n 32_14.
4Eh	REG102F9D	7:0	Default: -	Access: RO
(102F9Dh)	TOTAL_32_14[15:8]	7:0	See description of '102I	79Ch'.
4Fh	REG102F9E	7:0	Default: -	Access: RO
(102F9Eh)	TOTAL_32_15[7:0]	7:0	Histogram report section	n 32_15.
4Fh	REG102F9F	7:0	Default: -	Access: RO
(102F9Fh)	TOTAL_32_15[15:8]	7:0	See description of '102I	-9Eh'.
50h	REG102FA0	7:0	Default: -	Access: RO
(102FA0h)	TOTAL_32_16[7:0]	7:0	Histogram report section	n 32_16.
50h	REG102FA1	7:0	Default: -	Access: RO
(102FA1h)	TOTAL_32_16[15:8]	7:0	See description of '102FA0h'.	
51h	REG102FA2	7:0	Default: -	Access: RO
(102FA2h)	TOTAL_32_17[7:0]	7:0	Histogram report section	n 32_17.
51h	REG102FA3	7:0	Default: -	Access: RO
(102FA3h)	TOTAL_32_17[15:8]	7:0	See description of '102FA2h'.	
52h	REG102FA4	7:0	Default: -	Access: RO
(102FA4h)	TOTAL_32_18[7:0]	7:0	Histogram report section	n 32_18.
52h	REG102FA5	7:0	Default: -	Access: RO
(102FA5h)	TOTAL_32_18[15:8]	7:0	See description of '102I	A4h'.
53h	REG102FA6	7:0	Default: -	Access: RO
(102FA6h)	TOTAL_32_19[7:0]	7:0	Histogram report section	n 32_19.
53h	REG102FA7	7:0	Default: -	Access: RO
(102FA7h)	TOTAL_32_19[15:8]	7:0	See description of '102I	A6h'.
54h	REG102FA8	7:0	Default: -	Access: RO
(102FA8h)	TOTAL_32_20[7:0]	7:0	Histogram report section	n 32_20.
54h	REG102FA9	7:0	Default: -	Access: RO
(102FA9h)	TOTAL_32_20[15:8]	7:0	See description of '102I	A8h'.
55h	REG102FAA	7:0	Default: -	Access: RO
(102FAAh)	TOTAL_32_21[7:0]	7:0	Histogram report section	n 32_21.
55h	REG102FAB	7:0	Default: -	Access: RO
(102FABh)	TOTAL_32_21[15:8]	7:0	See description of '102I	
56h	REG102FAC	7:0	Default: -	Access: RO
(102FACh)	TOTAL_32_22[7:0]	7:0	Histogram report section	n 32_22.



DLC Regis	DLC Register (Bank = 102F, Sub-bank = 1A)				
Index (Absolute)	Mnemonic	Bit	Description	<b>\C</b>	
56h	REG102FAD	7:0	Default: -	Access: RO	
(102FADh)	TOTAL_32_22[15:8]	7:0	See description of '102	FACh'.	
57h	REG102FAE	7:0	Default: -	Access: RO	
(102FAEh)	TOTAL_32_23[7:0]	7:0	Histogram report section	on 32_23.	
57h	REG102FAF	7:0	Default: -	Access: RO	
(102FAFh)	TOTAL_32_23[15:8]	7:0	See description of '102	FAEh'.	
58h	REG102FB0	7:0	Default: -	Access: RO	
(102FB0h)	TOTAL_32_24[7:0]	7:0	Histogram report section	on 32_24.	
58h	REG102FB1	7:0	Default: -	Access: RO	
(102FB1h)	TOTAL_32_24[15:8]	7:0	See description of '102	FB0h'.	
59h	REG102FB2	7:0	Default: - Access: RO Histogram report section 32_25.		
(102FB2h)	TOTAL_32_25[7:0]	7:0			
59h	REG102FB3	7:0	Default: -	Access: RO	
(102FB3h)	TOTAL_32_25[15:8]	7:0	See description of '102	FB2h'.	
5Ah	REG102FB4	7:0	Default: -	Access: RO	
(102FB4h)	TOTAL_32_26[7:0]	7:0	Histogram report section	on 32_26.	
5Ah	REG102FB5	7:0	Default: -	Access: RO	
(102FB5h)	TOTAL_32_26[15:8]	7:0	See description of '102	FB4h'.	
5Bh	REG102FB6	7:0	Default: -	Access: RO	
(102FB6h)	TOTAL_32_27[7:0]	7:0	Histogram report section	on 32_27.	
5Bh	REG102FB7	7:0	Default: -	Access: RO	
(102FB7h)	TOTAL_32_27[15:8]	7:0	See description of '102	FB6h'.	
5Ch	REG102FB8	7:0	Default: -	Access: RO	
(102FB8h)	TOTAL_32_28[7:0]	7:0	Histogram report section	on 32_28.	
5Ch	REG102FB9	7:0	Default: -	Access: RO	
(102FB9h)	TOTAL_32_28[15:8]	7:0	See description of '102	FB8h'.	
5Dh	REG102FBA	7:0	Default: -	Access: RO	
(102FBAh)	TOTAL_32_29[7:0]	7:0	Histogram report section	on 32_29.	
5Dh	REG102FBB	7:0	Default: -	Access: RO	
(102FBBh)	TOTAL_32_29[15:8]	7:0	See description of '102	FBAh'.	
5Eh	REG102FBC	7:0	Default: -	Access: RO	
(102FBCh)	TOTAL_32_30[7:0]	7:0	Histogram report section	on 32_30.	
5Eh	REG102FBD	7:0	Default: -	Access: RO	



Index	Mnemonic	Bit	Description	
(Absolute)	Willemonic	Dit	Description	<b>₹</b>
(102FBDh)	TOTAL_32_30[15:8]	7:0	See description of '102	FBCh'.
5Fh	REG102FBE	7:0	Default: -	Access: RO
(102FBEh)	TOTAL_32_31[7:0]	7:0	Histogram report section	n 32_31.
5Fh	REG102FBF	7:0	Default: -	Access: RO
(102FBFh)	TOTAL_32_31[15:8]	7:0	See description of '102	BEh'.
60h	REG102FC0	7:0	Default: -	Access: RO
(102FC0h)	TOTAL_PIXEL_SAT_WEIGHT[7:0]	7:0	Histogram saturation resaturation.	eport sum of total
60h	REG102FC1	7:0	Default: -	Access: RO
(102FC1h)	TOTAL_PIXEL_SAT_WEIGHT[15:8]	7:0	See description of '102	FC0h'.
61h	REG102FC2	7:0	Default: - Access: RO	
(102FC2h)	MAIN_MAX_PIXEL_SAT[7:0]	7:0	Main window minimum pixel saturation.	
61h	REG102FC3	7:0	Default: - Access: RO	
(102FC3h)	MAIN_MIN_PIXEL_SAT[7:0]	7:0	Main window maximum	pixel saturation.
62h	REG102FC4	7:0	Default: -	Access: RO
(102FC4h)	SUB_MAX_PIXEL_SAT[7:0]	7:0	Sub window minimum	pixel saturation.
62h	REG102FC5	7:0	Default: -	Access: RO
(102FC5h)	SUB_MIN_PIXEL_SAT[7:0]	7:0	Sub window maximum	pixel saturation.
76h	REG102FEC	7:0	Default: 0x08	Access: R/W
(102FECh)	MAIN_CURVE_FIT_TABLE_N0[7:0]	7:0	Main window curve tab bit.	le left point, MSB is sig
76h	REG102FED	7:0	Default: 0x01	Access: R/W
(102FEDh)	X X	7:1	Reserved.	
	MAIN_CURVE_FIT_TABLE_N0[8]	0	See description of '102l	FECh'.
77h	REG102FEE	7:0	Default: 0x08	Access: R/W
(102FEEh)	MAIN_CURVE_FIT_TABLE_16[7:0]	7:0	Main window curve tab	le 16.
77h	REG102FEF	7:0	Default: 0x01	Access: R/W
(102FEFh)	-	7:1	Reserved.	
	MAIN_CURVE_FIT_TABLE_16[8]	0	See description of '102	FEEh'.
78h	REG102FF0	7:0	Default: 0x00	Access: R/W
(102FF0h)	MAIN_CURVE_FIT_TABLE_LSB_2[1:0]	7:6	Main window curve tab	le 2 LSB.
	MAIN_CURVE_FIT_TABLE_LSB_1[1:0]	5:4	Main window curve tab	le 1 LSB.
	MAIN_CURVE_FIT_TABLE_LSB_0[1:0]	3:2	Main window curve tab	le O I SR



DLC Register (Bank = 102F, Sub-bank = 1A)							
Index (Absolute)	Mnemonic	Bit	Description				
	MAIN_CURVE_FIT_TABLE_LSB_N0[1:0]	1:0	Main window curve table n0 LSB.				
78h (102FF1h)	REG102FF1	7:0	Default: 0x00 Access: R/W				
	MAIN_CURVE_FIT_TABLE_LSB_6[1:0]	7:6	Main window curve table 6 LSB.				
	MAIN_CURVE_FIT_TABLE_LSB_5[1:0]	5:4	Main window curve table 5 LSB.				
	MAIN_CURVE_FIT_TABLE_LSB_4[1:0]	3:2	Main window curve table 4 LSB.				
	MAIN_CURVE_FIT_TABLE_LSB_3[1:0]	1:0	Main window curve table 3 LSB.				
79h	REG102FF2	7:0	Default: 0x00 Access: R/W				
(102FF2h)	MAIN_CURVE_FIT_TABLE_LSB_10[1:0]	7:6	Main window curve table 10 LSB.				
	MAIN_CURVE_FIT_TABLE_LSB_9[1:0]	5:4	Main window curve table 9 LSB.				
	MAIN_CURVE_FIT_TABLE_LSB_8[1:0]	3:2	Main window curve table 8 LSB.				
	MAIN_CURVE_FIT_TABLE_LSB_7[1:0]	1:0	Main window curve table 7 LSB.				
79h	REG102FF3	7:0	Default: 0x00 Access: R/W				
(102FF3h)	MAIN_CURVE_FIT_TABLE_LSB_14[1:0]	7:6	Main window curve table 14 LSB.				
	MAIN_CURVE_FIT_TABLE_LSB_13[1:0]	5:4	Main window curve table 13 LSB.				
	MAIN_CURVE_FIT_TABLE_LSB_12[1:0]	3:2	Main window curve table 12 LSB.				
	MAIN_CURVE_FIT_TABLE_LSB_11[1:0]	1:0	Main window curve table 11 LSB.				
7Ah (102FF4h)	REG102FF4	7:0	Default: 0x00 Access: R/W				
	7, 1/, ()	7:4	Reserved.				
· ·	MAIN_CURVE_FIT_TABLE_LSB_16[1:0]	3:2	Main window curve table 16 LSB.				
	MAIN_CURVE_FIT_TABLE_LSB_15[1:0]	1:0	Main window curve table 15 LSB.				
7Bh	REG102FF6	7:0	Default: 0x00 Access: R/W				
(102FF6h)	SUB_CURVE_FIT_TABLE_LSB_2[1:0]	7:6	Sub window curve table 2 LSB.				
	SUB_CURVE_FIT_TABLE_LSB_1[1:0]	5:4	Sub window curve table 1 LSB.				
U	SUB_CURVE_FIT_TABLE_LSB_0[1:0]	3:2	Sub window curve table 0 LSB.				
	SUB_CURVE_FIT_TABLE_LSB_N0[1:0]	1:0	Sub window curve table n0 LSB.				
7Bh	REG102FF7	7:0	Default: 0x00 Access: R/W				
(102FF7h)	SUB_CURVE_FIT_TABLE_LSB_6[1:0]	7:6	Sub window curve table 6 LSB.				
	SUB_CURVE_FIT_TABLE_LSB_5[1:0]	5:4	Sub window curve table 5 LSB.				
	SUB_CURVE_FIT_TABLE_LSB_4[1:0]	3:2	Sub window curve table 4 LSB.				
	SUB_CURVE_FIT_TABLE_LSB_3[1:0]	1:0	Sub window curve table 3 LSB.				
7Ch	REG102FF8	7:0	Default: 0x00 Access: R/W				
(102FF8h)	SUB_CURVE_FIT_TABLE_LSB_10[1:0]	7:6	Sub window curve table 10 LSB.				
	SUB_CURVE_FIT_TABLE_LSB_9[1:0]	5:4	Sub window curve table 9 LSB.				



DLC Register (Bank = 102F, Sub-bank = 1A)							
Index (Absolute)	Mnemonic	Bit	Description	<b>.</b> C			
	SUB_CURVE_FIT_TABLE_LSB_8[1:0]	3:2	Sub window curve table	rve table 8 LSB.			
	SUB_CURVE_FIT_TABLE_LSB_7[1:0]	1:0	Sub window curve table 7 LSB.				
7Ch (102FF9h)	REG102FF9	7:0	Default: 0x00	Access: R/W			
	SUB_CURVE_FIT_TABLE_LSB_14[1:0]	7:6	Sub window curve table 14 LSB.				
	SUB_CURVE_FIT_TABLE_LSB_13[1:0]	5:4	Sub window curve table 13 LSB.				
	SUB_CURVE_FIT_TABLE_LSB_12[1:0]	3:2	Sub window curve table 12 LSB.				
	SUB_CURVE_FIT_TABLE_LSB_11[1:0]	1:0	Sub window curve table 11 LSB.				
7Dh (102FFAh)	REG102FFA	7:0	Default: 0x00	Access: R/W			
	- 3	7:4	Reserved.				
	SUB_CURVE_FIT_TABLE_LSB_16[1:0]	3:2	Sub window curve table 16 LSB.				
	SUB_CURVE_FIT_TABLE_LSB_15[1:0]	1:0	Sub window curve table 15 LSB.				
7Eh (102FFCh)	REG102FFC	7:0	Default: 0x08	Access: R/W			
	SUB_CURVE_FIT_TABLE_N0[7:0]	7:0	Sub window curve table left point, MSB is sign bit.				
7Eh (102FFDh)	REG102FFD	7:0	Default: 0x01	Access: R/W			
		7:1	Reserved.				
	SUB_CURVE_FIT_TABLE_N0[8]	Ō	See description of '102FFCh'.				
7Fh	REG102FFE	7:0	Default: 0x08	Access: R/W			
(102FFEh)	SUB_CURVE_FIT_TABLE_16[7:0]	7:0	Sub window curve table 16.				
7Fh	REG102FFF	7:0	Default: 0x01	Access: R/W			
(102FFFh)		7:1	Reserved.				
	SUB_CURVE_FIT_TABLE_16[8]	0	See description of '102FFEh'.				

## DLC2 Register (Bank = 102F, Sub-bank = 1B)

DLC2 Register (Bank = 102F, Sub-bank = 1B)								
Index (Absolute)	Mnemonic	Bit	Description					
70h (102FE0h)	REG102FE0	7:0	Default: 0x00	Access: R/W				
	-	7:1	Reserved.					
	VIP_MAIN_CLAMP_EN	0	VIP main window clamp enable.					
70h (102FE1h)	REG102FE1	7:0	Default: 0x00	Access: R/W				
	-	7:1	Reserved.					
	VIP_SUB_CLAMP_EN	0	VIP sub window clamp enable.					



DLC2 Register (Bank = 102F, Sub-bank = 1B)					
Index (Absolute)	Mnemonic	Bit	Description	<b>\C</b>	
72h	REG102FE4	7:0	Default: 0xFF	Access: R/W	
(102FE4h)	MAIN_Y_MAX_CLAMP[7:0]	7:0	Main window y maximum cla	mp.	
72h	REG102FE5	7:0	Default: 0x03	Access: R/W	
(102FE5h)	-	7:2	Reserved.		
	MAIN_Y_MAX_CLAMP[9:8]	1:0	See description of '102FE4h'.		
73h	REG102FE6	7:0	Default: 0x00	Access: R/W	
(102FE6h)	MAIN_Y_MIN_CLAMP[7:0]	7:0	Main window y minimum clar	np.	
73h	REG102FE7	7:0	Default: 0x00 Access: R/W		
(102FE7h)	-	7:2	Reserved.		
	MAIN_Y_MIN_CLAMP[9:8]	1:0	See description of '102FE6h'.		
74h	REG102FE8	7:0	Default: 0xFF	Access: R/W	
(102FE8h)	MAIN_CB_MAX_CLAMP[7:0]	7:0	Main window cb maximum cl	amp.	
74h	REG102FE9	7:0	Default: 0x03	Access: R/W	
(102FE9h)	-	7:2	Reserved.		
	MAIN_CB_MAX_CLAMP[9:8]	1:0	See description of '102FE8h'.		
75h	REG102FEA	7:0	Default: 0x00	Access: R/W	
(102FEAh)	MAIN_CB_MIN_CLAMP[7:0]	7:0	Main window cb minimum cla	amp.	
75h	REG102FEB	7:0	Default: 0x00	Access: R/W	
(102FEBh)	-	7:2	Reserved.		
	MAIN_CB_MIN_CLAMP[9:8]	1:0	See description of '102FEAh'.		
76h	REG102FEC	7:0	Default: 0xFF	Access: R/W	
(102FECh)	MAIN_CR_MAX_CLAMP[7:0]	7:0	Main window cr maximum cla	amp.	
76h	REG102FED	7:0	Default: 0x03	Access: R/W	
(102FEDh)	-	7:2	Reserved.		
	MAIN_CR_MAX_CLAMP[9:8]	1:0	See description of '102FECh'.		
7 <b>7</b> h	REG102FEE	7:0	Default: 0x00	Access: R/W	
(102FEEh)	MAIN_CR_MIN_CLAMP[7:0]	7:0	Main window cr minimum cla	mp.	
77h	REG102FEF	7:0	Default: 0x00	Access: R/W	
(102FEFh)	-	7:2	Reserved.		
	MAIN_CR_MIN_CLAMP[9:8]	1:0	See description of '102FEEh'.		
7Ah	REG102FF4	7:0	Default: 0xFF	Access: R/W	
(102FF4h)	SUB_Y_MAX_CLAMP[7:0]	7:0	Sub window y maximum clan	np.	
7Ah	REG102FF5	7:0	Default: 0x03	Access: R/W	



DLC2 Reg	ister (Bank = 102F, Su	b-ban	k = 1B)		
Index (Absolute)	Mnemonic	Bit	Description	<b>.</b> C	
(102FF5h)	-	7:2	Reserved.		
	SUB_Y_MAX_CLAMP[9:8]	1:0	See description of '102FF4h'.		
7Bh	REG102FF6	7:0	Default: 0x00	Access: R/W	
(102FF6h)	SUB_Y_MIN_CLAMP[7:0]	7:0	Sub window y minimum clam	np.	
7Bh	REG102FF7	7:0	Default: 0x00	Access: R/W	
(102FF7h)	-	7:2	Reserved.	O	
	SUB_Y_MIN_CLAMP[9:8]	1:0	See description of '102FF6h'.	*	
7Ch	REG102FF8	7:0	Default: 0xFF	Access: R/W	
(102FF8h)	SUB_CB_MAX_CLAMP[7:0]	7:0	Sub window cb maximum cla	imp.	
7Ch	REG102FF9	7:0	Default: 0x03	Access: R/W	
(102FF9h)	-	7:2	Reserved.		
	SUB_CB_MAX_CLAMP[9:8]	1:0	See description of '102FF8h'.		
7Dh	REG102FFA	7:0	Default: 0x00	Access: R/W	
(102FFAh)	SUB_CB_MIN_CLAMP[7:0]	7:0	Sub window cb minimum clar	mp.	
7Dh	REG102FFB	7:0	Default: 0x00	Access: R/W	
(102FFBh)		7:2	Reserved.		
	SUB_CB_MIN_CLAMP[9:8]	1:0	See description of '102FFAh'.		
7Eh	REG102FFC	7:0	Default: 0xFF	Access: R/W	
(102FFCh)	SUB_CR_MAX_CLAMP[7:0]	7:0	Sub window cr maximum cla	mp.	
7Eh	REG102FFD	7:0	Default: 0x03	Access: R/W	
(102FFDh)	-	7:2	Reserved.		
	SUB_CR_MAX_CLAMP[9:8]	1:0	See description of '102FFCh'.		
7Fh	REG102FFE	7:0	Default: 0x00	Access: R/W	
(102FFEh)	SUB_CR_MIN_CLAMP[7:0]	7:0	Sub window cr minimum clar	np.	
7Fh	REG102FFF	7:0	Default: 0x00	Access: R/W	
(102FFFh)	-	7:2	Reserved.		
	SUB_CR_MIN_CLAMP[9:8]	1:0	See description of '102FFEh'.		

### LCE Register (Bank = 102F, Sub-bank = 1E)

LCE Register (Bank = 102F, Sub-bank = 1E)				
Index (Absolute)	Mnemonic	Bit	Description	
10h	REG102F20	7:0	Default: 0x00	Access: R/W



LCE Regis	ter (Bank = 102F, Sub-bank	= 1E)			
Index (Absolute)	Mnemonic	Bit	Description	<b>.</b> C	
(102F20h)	-	7:5	Reserved.		
	MAIN_LCE_Y_AVE_SEL	4	Main window LCE y ave selection.  1: 5x7.  0: 5x11.		
	MAIN_LCE_COLOR_ALPHA_EN	3	Main window LCE color a enable.	adaptive alpha blending	
	MAIN_LCE_DERING_ALPHA_EN	2	Main window LCE de-ring	g alpha blending enable.	
	MAIN_LCE_SODC_ALPHA_EN		Main window LCE slop of DLC curve alpha blending enable.		
	MAIN_LCE_EN	0	Main window LCE enable	).	
10h	REG102F21	7:0	Default: 0x00	Access: R/W	
(102F21h)	MAIN_LCE_STD_SLOP2[3:0]	7:4	Main window LCE std slo	p2: 0.00xxxx format.	
	MAIN_LCE_STD_SLOP1[3:0]	3:0	Main window LCE std slo	p1: 0.00xxxx format.	
11h	REG102F22	7:0	Default: 0x00	Access: R/W	
(102F22h)	MAIN_LCE_STD_TH1[7:0]	7:0	Main window LCE std the	eshold 1: 8 bit precision.	
11h	REG102F23	7:0	Default: 0x00	Access: R/W	
(102F23h)	MAIN_LCE_STD_TH2[7:0]	7:0	Main window LCE std the	reshold 2: 8 bit precision.	
12h	REG102F24	7:0	Default: 0x00	Access: R/W	
(102F24h)	7 11.	7	Reserved.		
	MAIN_LCE_GAIN_MIN[6:0]	6:0	Main window LCE std ga format.	in minimum: x.xxxxxx	
12h	REG102F25	7:0	Default: 0x00	Access: R/W	
(102F25h)	MAIN_LCE_GAIN_MAX[7:0]	7:0	Main window LCE std ga format.	in maximum: xx.xxxxxx	
13h	REG102F26	7:0	Default: 0x00	Access: R/W	
(102F26h)	-	7:6	Reserved.		
	MAIN_LCE_SODC_LOW_ALPHA[5:0]	5:0	Main window LCE slop of	f DLC curve low alpha.	
13h	REG102F27	7:0	Default: 0x00	Access: R/W	
(102F27h)	MAIN_LCE_SODC_LOW_TH[7:0]	7:0	Main window LCE slop of bit precision.	DLC curve low threshold: 8	
14h	REG102F28	7:0	Default: 0x00	Access: R/W	
(102F28h)	-	7:4	Reserved.		
	MAIN_LCE_SODC_SLOP[3:0]	3:0	Main window LCE slop of format.	DLC curve slop: 0.000xxxx	



LCE Regis	ster (Bank = 102F, Sub-bank	= 1E)		
Index (Absolute)	Mnemonic	Bit	Description	<b>.</b> C
14h	REG102F29	7:0	Default: 0x00	Access: R/W
(102F29h)	-	7:6	Reserved.	
	MAIN_LCE_DIFF_GAIN[5:0]	5:0	Main window LCE diff ga	ain: xx.xxxx format.
15h	REG102F2A	7:0	Default: 0x00	Access: R/W
(102F2Ah)	MAIN_G_STRENGTH_LCE[3:0]	7:4	Main window color adap	tive for LCE of G.
	MAIN_R_STRENGTH_LCE[3:0]	3:0	Main window color adap	tive for LCE of R.
15h	REG102F2B	7:0	Default: 0x00	Access: R/W
(102F2Bh)	MAIN_C_STRENGTH_LCE[3:0]	7:4	Main window color adap	tive for LCE of C.
	MAIN_B_STRENGTH_LCE[3:0]	3:0	Main window color adap	tive for LCE of B.
16h	REG102F2C	7:0	Default: 0x00	Access: R/W
(102F2Ch)	MAIN_Y_STRENGTH_LCE[3:0]	7:4	Main window color adap	tive for LCE of Y.
	MAIN_M_STRENGTH_LCE[3:0]	3:0	Main window color adaptive for LCE of M.	
(4005001)	REG102F2D	7:0	Default: 0x00	Access: R/W
	MAIN_NC_STRENGTH_LCE[3:0]	7:4	Main window color adaptive for LCE of other Color.	
	MAIN_F_STRENGTH_LCE[3:0]	3:0	Main window color adap	tive for LCE of F.
17h	REG102F2E	7:0	Default: 0x00	Access: R/W
(102F2Eh)	MAIN_LCE_CURVE_A[7:0]	7:0	Main window LCE curve bit precision	threshold a; a <b<c<d; 8<="" td=""></b<c<d;>
17h	REG102F2F	7:0	Default: 0x00	Access: R/W
(102F2Fh)	MAIN_LCE_CURVE_B[7:0]	7:0	Main window LCE curve bit precision.	threshold b; a <b<c<d; 8<="" td=""></b<c<d;>
18h	REG102F30	7:0	Default: 0x00	Access: R/W
(102F30h)	MAIN_LCE_CURVE_C[7:0]	7:0	Main window LCE curve precision.	threshold c; a <b<c<d; 8="" bit<="" td=""></b<c<d;>
18h	REG102F31	7:0	Default: 0x00	Access: R/W
(102F31h)	MAIN_LCE_CURVE_D[7:0]	7:0	Main window LCE curve bit precision.	threshold d; a <b<c<d; 8<="" td=""></b<c<d;>
19h	REG102F32	7:0	Default: 0x00	Access: R/W
(102F32h)	MAIN_LCE_GAIN_COMPLEX[7:0]	7:0	Main window LCE std ga format.	ain complex: xx.xxxxxx
20h	REG102F40	7:0	Default: 0x00	Access: R/W
(102F40h)	-	7:5	Reserved.	
	SUB_LCE_Y_AVE_SEL	4	Main window LCE y ave 1: 5x7.	selection.



LCE Regis	ter (Bank = 102F, Sub-bank	= 1E)		
Index (Absolute)	Mnemonic	Bit	Description	<b>.</b> C
			0: 5x11.	
	SUB_LCE_COLOR_ALPHA_EN	3	Sub window LCE color ac enable.	daptive alpha blending
	SUB_LCE_DERING_ALPHA_EN	2	Sub window LCE dering alpha blending er	
	SUB_LCE_SODC_ALPHA_EN	1	Sub window LCE slop of enable.	DLC curve alpha blending
	SUB_LCE_EN	0	Sub window LCE enable.	
20h	REG102F41	7:0	Default: 0x00	Access: R/W
(102F41h)	SUB_LCE_STD_SLOP2[3:0]	7:4	Sub window LCE std slop	o2: 0.00xxxx format.
	SUB_LCE_STD_SLOP1[3:0]	3:0	Sub window LCE std slop	o1: 0.00xxxx format.
21h	REG102F42	7:0	Default: 0x00	Access: R/W
(102F42h)	SUB_LCE_STD_TH1[7:0]	7:0	Sub window LCE std thre	eshold 1: 8 bit precision.
21h	REG102F43	7:0	Default: 0x00	Access: R/W
(102F43h)	SUB_LCE_STD_TH2[7:0]	7:0	Sub window LCE std thre	eshold 2: 8 bit precision.
22h	REG102F44	7:0	Default: 0x00	Access: R/W
(102F44h)	. X.O. ()	7	Reserved.	
	SUB_LCE_GAIN_MIN[6:0]	6:0	Sub window LCE std gair format.	n minimum: x.xxxxxx
22h	REG102F45	7:0	Default: 0x00	Access: R/W
(102F45h)	SUB_LCE_GAIN_MAX[7:0]	7:0	Sub window LCE std gair format.	n maximum: xx.xxxxxx
23h	REG102F46	7:0	Default: 0x00	Access: R/W
(102F46h)		7:6	Reserved.	
	SUB_LCE_SODC_LOW_ALPHA[5:0]	5:0	Sub window LCE slop of	DLC curve low alpha.
23h	REG102F47	7:0	Default: 0x00	Access: R/W
(102F47h)	SUB_LCE_SODC_LOW_TH[7:0]	7:0	Sub window LCE slop of bit precision.	DLC curve low threshold: 8
24h	REG102F48	7:0	Default: 0x00	Access: R/W
(102F48h)	-	7:4	Reserved.	
	SUB_LCE_SODC_SLOP[3:0]	3:0	Sub window LCE slop of format.	DLC curve slop: 0.000xxxx
24h	REG102F49	7:0	Default: 0x00	Access: R/W
(102F49h)	-	7:6	Reserved.	
	SUB_LCE_DIFF_GAIN[5:0]	5:0	Sub window LCE diff gair	n xx.xxxx format.



LCE Register (Bank = 102F, Sub-bank = 1E)				
Index (Absolute)	Mnemonic	Bit	Description	
25h	REG102F4A	7:0	Default: 0x00 Access: R/W	
(102F4Ah)	SUB_G_STRENGTH_LCE[3:0]	7:4	Sub window color adaptive for LCE of G.	
	SUB_R_STRENGTH_LCE[3:0]	3:0	Sub window color adaptive for LCE of R.	
25h	REG102F4B	7:0	Default: 0x00 Access: R/W	
(102F4Bh)	SUB_C_STRENGTH_LCE[3:0]	7:4	Sub window color adaptive for LCE of C.	
	SUB_B_STRENGTH_LCE[3:0]	3:0	Sub window color adaptive for LCE of B.	
26h	REG102F4C	7:0	Default: 0x00 Access: R/W	
(102F4Ch)	SUB_Y_STRENGTH_LCE[3:0]	7:4	Sub window color adaptive for LCE of Y.	
	SUB_M_STRENGTH_LCE[3:0]	3:0	Sub window color adaptive for LCE of M.	
26h	REG102F4D	7:0	Default: 0x00 Access: R/W	
(102F4Dh)	SUB_NC_STRENGTH_LCE[3:0]	7:4	Sub window color adaptive for LCE of other Color.	
	SUB_F_STRENGTH_LCE[3:0]	3:0	Sub window color adaptive for LCE of F.	
27h	REG102F4E	7:0	Default: 0x00 Access: R/W	
(102F4Eh)	SUB_LCE_CURVE_A[7:0]	7:0	Sub window LCE curve threshold a; a <b<c<d; 8="" bit="" precision.<="" td=""></b<c<d;>	
27h	REG102F4F	7:0	Default: 0x00 Access: R/W	
(102F4Fh)	SUB_LCE_CURVE_B[7:0]	7:0	Sub window LCE curve threshold b; a <b<c<d; 8="" bit="" precision.<="" td=""></b<c<d;>	
28h	REG102F50	7:0	Default: 0x00 Access: R/W	
(102F50h)	SUB_LCE_CURVE_C[7:0]	7:0	Sub window LCE curve threshold c; a <b<c<d; 8="" bit="" precision.<="" td=""></b<c<d;>	
28h	REG102F51	7:0	Default: 0x00 Access: R/W	
(102F51h)	SUB_LCE_CURVE_D[7:0]	7:0	Sub window LCE curve threshold d; a <b<c<d; 8="" bit="" precision.<="" td=""></b<c<d;>	
29h	REG102F52	7:0	Default: 0x00 Access: R/W	
(102F52h)	CUR LOS CAINL COMPLEYEZ OZ			
(1021-3211)	SUB_LCE_GAIN_COMPLEX[7:0]	7:0	Sub window LCE std gain complex: xx.xxxxxx format.	
30h	REG102F60	7:0 7:0		
			format.	
30h	REG102F60	7:0	format.  Default: 0x00 Access: R/W	
30h (102F60h)	REG102F60 LCE_CURVE_LUT1_08_8MSB[7:0]	7:0 7:0	format.  Default: 0x00 Access: R/W  LCE curve LUT1 Luma equal to 0x08 8 MSBs.	
30h (102F60h) 30h	REG102F60 LCE_CURVE_LUT1_08_8MSB[7:0]	7:0 7:0 7:0	format.  Default: 0x00	
30h (102F60h) 30h	REG102F60  LCE_CURVE_LUT1_08_8MSB[7:0]  REG102F61 -	7:0 7:0 7:0 7:2	format.  Default: 0x00	



LCE Register (Bank = 102F, Sub-bank = 1E)				
Index (Absolute)	Mnemonic	Bit	Description	<b>.</b> C
31h	REG102F63	7:0	Default: 0x00	Access: R/W
(102F63h)	-	7:2	Reserved.	
	LCE_CURVE_LUT1_18_2LSB[1:0]	1:0	LCE curve LUT1 Luma ed	qual to 0x18 2 LSBs.
32h	REG102F64	7:0	Default: 0x00	Access: R/W
(102F64h)	LCE_CURVE_LUT1_28_8MSB[7:0]	7:0	LCE curve LUT1 Luma ed	qual to 0x28 8 MSBs.
32h	REG102F65	7:0	Default: 0x00	Access: R/W
(102F65h)	-	7:2	Reserved.	
	LCE_CURVE_LUT1_28_2LSB[1:0]	1:0	LCE curve LUT1 Luma ed	qual to 0x28 2 LSBs.
33h	REG102F66	7:0	Default: 0x00	Access: R/W
(102F66h)	LCE_CURVE_LUT1_38_8MSB[7:0]	7:0	LCE curve LUT1 Luma ed	qual to 0x38 8 MSBs.
33h	REG102F67	7:0	Default: 0x00	Access: R/W
(102F67h)	- 69	7:2	Reserved.	
	LCE_CURVE_LUT1_38_2LSB[1:0]	1:0	LCE curve LUT1 Luma ed	qual to 0x38 2 LSBs.
34h	REG102F68	7:0	Default: 0x00	Access: R/W
(102F68h)	LCE_CURVE_LUT1_48_8MSB[7:0]	7:0	LCE curve LUT1 Luma ed	qual to 0x48 8 MSBs.
34h	REG102F69	7:0	Default: 0x00	Access: R/W
(102F69h)	00,00	7:2	Reserved.	
	LCE_CURVE_LUT1_48_2LSB[1:0]	1:0	LCE curve LUT1 Luma ed	qual to 0x48 2 LSBs.
35h	REG102F6A	7:0	Default: 0x00	Access: R/W
(102F6Ah)	LCE_CURVE_LUT1_58_8MSB[7:0]	7:0	LCE curve LUT1 Luma ed	qual to 0x58 8 MSBs.
35h	REG102F6B	7:0	Default: 0x00	Access: R/W
(102F6Bh)	.0	7:2	Reserved.	
	LCE_CURVE_LUT1_58_2LSB[1:0]	1:0	LCE curve LUT1 Luma ed	qual to 0x58 2 LSBs.
36h	REG102F6C	7:0	Default: 0x00	Access: R/W
(102F6Ch)	LCE_CURVE_LUT1_68_8MSB[7:0]	7:0	LCE curve LUT1 Luma ed	qual to 0x68 8 MSBs.
36h	REG102F6D	7:0	Default: 0x00	Access: R/W
(102F6Dh)	-	7:2	Reserved.	
	LCE_CURVE_LUT1_68_2LSB[1:0]	1:0	LCE curve LUT1 Luma ed	qual to 0x68 2 LSBs.
37h	REG102F6E	7:0	Default: 0x00	Access: R/W
(102F6Eh)	LCE_CURVE_LUT1_78_8MSB[7:0]	7:0	LCE curve LUT1 Luma ed	qual to 0x78 8 MSBs.
37h	REG102F6F	7:0	Default: 0x00	Access: R/W
(102F6Fh)	-	7:2	Reserved.	•
	LCE_CURVE_LUT1_78_2LSB[1:0]	1:0	LCE curve LUT1 Luma ed	qual to 0x78 2 LSBs.



LCE Regis	LCE Register (Bank = 102F, Sub-bank = 1E)				
Index (Absolute)	Mnemonic	Bit	Description	<b>.</b> C	
38h	REG102F70	7:0	Default: 0x00	Access: R/W	
(102F70h)	LCE_CURVE_LUT1_88_8MSB[7:0]	7:0	LCE curve LUT1 Luma ed	qual to 0x88 8 MSBs.	
38h	REG102F71	7:0	Default: 0x00	Access: R/W	
(102F71h)	-	7:2	Reserved.		
	LCE_CURVE_LUT1_88_2LSB[1:0]	1:0	LCE curve LUT1 Luma ed	qual to 0x88 2 LSBs.	
39h	REG102F72	7:0	Default: 0x00	Access: R/W	
(102F72h)	LCE_CURVE_LUT1_98_8MSB[7:0]	7:0	LCE curve LUT1 Luma ed	qual to 0x98 8 MSBs.	
39h	REG102F73	7:0	Default: 0x00	Access: R/W	
(102F73h)	-	<b>7</b> :2	Reserved.		
	LCE_CURVE_LUT1_98_2LSB[1:0]	1:0	LCE curve LUT1 Luma ed	qual to 0x98 2 LSBs.	
3Ah	REG102F74	7:0	Default: 0x00	Access: R/W	
(102F74h)	LCE_CURVE_LUT1_A8_8MSB[7:0]	7:0	LCE curve LUT1 Luma ed	qual to 0xa8 8 MSBs.	
3Ah	REG102F75	7:0	Default: 0x00	Access: R/W	
(102F75h)	- <	7:2	Reserved.		
	LCE_CURVE_LUT1_A8_2LSB[1:0]	1:0	LCE curve LUT1 Luma ed	qual to 0xa8 2 LSBs.	
3Bh	REG102F76	7:0	Default: 0x00	Access: R/W	
(102F76h)	LCE_CURVE_LUT1_B8_8MSB[7:0]	7:0	LCE curve LUT1 Luma ed	qual to 0xb8 8 MSBs.	
3Bh	REG102F77	7:0	Default: 0x00	Access: R/W	
(102F77h)		7:2	Reserved.		
	LCE_CURVE_LUT1_B8_2LSB[1:0]	1:0	LCE curve LUT1 Luma ed	qual to 0xb8 2 LSBs.	
3Ch	REG102F78	7:0	Default: 0x00	Access: R/W	
(102F78h)	LCE_CURVE_LUT1_C8_8MSB[7:0]	7:0	LCE curve LUT1 Luma ed	qual to 0xc8 8 MSBs.	
3Ch	REG102F79	7:0	Default: 0x00	Access: R/W	
(102F79h)	-	7:2	Reserved.		
	LCE_CURVE_LUT1_C8_2LSB[1:0]	1:0	LCE curve LUT1 Luma ed	qual to 0xc8 2 LSBs.	
3Dh	REG102F7A	7:0	Default: 0x00	Access: R/W	
(102F7Ah)	LCE_CURVE_LUT1_D8_8MSB[7:0]	7:0	LCE curve LUT1 Luma ed	qual to 0xd8 8 MSBs.	
3Dh	REG102F7B	7:0	Default: 0x00	Access: R/W	
(102F7Bh)	-	7:2	Reserved.		
	LCE_CURVE_LUT1_D8_2LSB[1:0]	1:0	LCE curve LUT1 Luma ed	qual to 0xd8 2 LSBs.	
3Eh	REG102F7C	7:0	Default: 0x00	Access: R/W	
(102F7Ch)	LCE_CURVE_LUT1_E8_8MSB[7:0]	7:0	LCE curve LUT1 Luma ed	qual to 0xe8 8 MSBs.	
3Eh	REG102F7D	7:0	Default: 0x00	Access: R/W	



LCE Register (Bank = 102F, Sub-bank = 1E)				
Index (Absolute)	Mnemonic	Bit	Description	<b>.</b> C
(102F7Dh)	-	7:2	Reserved.	
	LCE_CURVE_LUT1_E8_2LSB[1:0]	1:0	LCE curve LUT1 Luma ed	qual to 0xe8 2 LSBs.
3Fh	REG102F7E	7:0	Default: 0x00	Access: R/W
(102F7Eh)	LCE_CURVE_LUT1_F8_8MSB[7:0]	7:0	LCE curve LUT1 Luma ed	qual to 0xf8 8 MSBs.
3Fh	REG102F7F	7:0	Default: 0x00	Access: R/W
(102F7Fh)	-	7:2	Reserved.	
	LCE_CURVE_LUT1_F8_2LSB[1:0]	1:0	LCE curve LUT1 Luma ed	qual to 0xf8 2 LSBs.
40h	REG102F80	7:0	Default: 0x00	Access: R/W
(102F80h)	LCE_CURVE_LUT2_08_8MSB[7:0]	7:0	LCE curve LUT2 Luma ed	qual to 0x08 8 MSBs.
40h	REG102F81	7:0	Default: 0x00	Access: R/W
(102F81h)	-	7:2	Reserved.	
	LCE_CURVE_LUT2_08_2LSB[1:0]	1:0	LCE curve LUT2 Luma ed	qual to 0x08 2 LSBs.
41h	REG102F82	7:0	Default: 0x00	Access: R/W
(102F82h)	LCE_CURVE_LUT2_18_8MSB[7:0]	7:0	LCE curve LUT2 Luma ec	qual to 0x18 8 MSBs.
41h	REG102F83	7:0	Default: 0x00	Access: R/W
(102F83h)		7:2	Reserved.	
	LCE_CURVE_LUT2_18_2LSB[1:0]	1:0	LCE curve LUT2 Luma equal to 0x18 2 LSBs.	
42h	REG102F84	7:0	Default: 0x00	Access: R/W
(102F84h)	LCE_CURVE_LUT2_28_8MSB[7:0]	7:0	LCE curve LUT2 Luma ed	qual to 0x28 8 MSBs.
42h	REG102F85	7:0	Default: 0x00	Access: R/W
(102F85h)	-	7:2	Reserved.	
	LCE_CURVE_LUT2_28_2LSB[1:0]	1:0	LCE curve LUT2 Luma ed	qual to 0x28 2 LSBs.
43h	REG102F86	7:0	Default: 0x00	Access: R/W
(102F86h)	LCE_CURVE_LUT2_38_8MSB[7:0]	7:0	LCE curve LUT2 Luma ed	qual to 0x38 8 MSBs.
43h	REG102F87	7:0	Default: 0x00	Access: R/W
(102F87h)	-	7:2	Reserved.	
	LCE_CURVE_LUT2_38_2LSB[1:0]	1:0	LCE curve LUT2 Luma ed	qual to 0x38 2 LSBs.
44h	REG102F88	7:0	Default: 0x00	Access: R/W
(102F88h)	LCE_CURVE_LUT2_48_8MSB[7:0]	7:0	LCE curve LUT2 Luma ed	qual to 0x48 8 MSBs.
44h	REG102F89	7:0	Default: 0x00	Access: R/W
(102F89h)	-	7:2	Reserved.	
	LCE_CURVE_LUT2_48_2LSB[1:0]	1:0	LCE curve LUT2 Luma ed	qual to 0x48 2 LSBs.
45h	REG102F8A	7:0	Default: 0x00	Access: R/W



LCE Regis	LCE Register (Bank = 102F, Sub-bank = 1E)				
Index (Absolute)	Mnemonic	Bit	Description	<b>.</b> C	
(102F8Ah)	LCE_CURVE_LUT2_58_8MSB[7:0]	7:0	LCE curve LUT2 Luma ed	qual to 0x58 8 MSBs.	
45h	REG102F8B	7:0	Default: 0x00	Access: R/W	
(102F8Bh)	-	7:2	Reserved.		
	LCE_CURVE_LUT2_58_2LSB[1:0]	1:0	LCE curve LUT2 Luma ed	qual to 0x58 2 LSBs.	
46h	REG102F8C	7:0	Default: 0x00	Access: R/W	
(102F8Ch)	LCE_CURVE_LUT2_68_8MSB[7:0]	7:0	LCE curve LUT2 Luma ed	qual to 0x68 8 MSBs.	
46h	REG102F8D	7:0	Default: 0x00	Access: R/W	
(102F8Dh)	-	7:2	Reserved.		
	LCE_CURVE_LUT2_68_2LSB[1:0]	1:0	LCE curve LUT2 Luma ed	qual to 0x68 2 LSBs.	
47h	REG102F8E	7:0	Default: 0x00	Access: R/W	
(102F8Eh)	LCE_CURVE_LUT2_78_8MSB[7:0]	7:0	LCE curve LUT2 Luma ed	qual to 0x78 8 MSBs.	
47h	REG102F8F	7:0	Default: 0x00	Access: R/W	
(102F8Fh)	-	7:2 Reserved.			
	LCE_CURVE_LUT2_78_2LSB[1:0]	1:0	LCE curve LUT2 Luma ec	qual to 0x78 2 LSBs.	
48h	REG102F90	7:0	Default: 0x00	Access: R/W	
(102F90h)	LCE_CURVE_LUT2_88_8MSB[7:0]	7:0	LCE curve LUT2 Luma ed	qual to 0x88 8 MSBs.	
48h	REG102F91	7:0	Default: 0x00	Access: R/W	
(102F91h)	7, 1/, (	7:2	Reserved.		
	LCE_CURVE_LUT2_88_2LSB[1:0]	1:0	LCE curve LUT2 Luma ed	qual to 0x88 2 LSBs.	
49h	REG102F92	7:0	Default: 0x00	Access: R/W	
(102F92h)	LCE_CURVE_LUT2_98_8MSB[7:0]	7:0	LCE curve LUT2 Luma ed	qual to 0x98 8 MSBs.	
49h	REG102F93	7:0	Default: 0x00	Access: R/W	
(102F93h)	<b>*</b>	7:2	Reserved.		
	LCE_CURVE_LUT2_98_2LSB[1:0]	1:0	LCE curve LUT2 Luma ed	qual to 0x98 2 LSBs.	
4Ah	REG102F94	7:0	Default: 0x00	Access: R/W	
(102F94h)	LCE_CURVE_LUT2_A8_8MSB[7:0]	7:0	LCE curve LUT2 Luma ed	qual to 0xa8 8 MSBs.	
4Ah	REG102F95	7:0	Default: 0x00	Access: R/W	
(102F95h)	-	7:2	Reserved.		
	LCE_CURVE_LUT2_A8_2LSB[1:0]	1:0	LCE curve LUT2 Luma ed	qual to 0xa8 2 LSBs.	
4Bh	REG102F96	7:0	Default: 0x00	Access: R/W	
(102F96h)	LCE_CURVE_LUT2_B8_8MSB[7:0]	7:0	LCE curve LUT2 Luma ed	qual to 0xb8 8 MSBs.	
4Bh	REG102F97	7:0	Default: 0x00	Access: R/W	
(102F97h)	-	7:2	Reserved.		



LCE Register (Bank = 102F, Sub-bank = 1E)				
Index (Absolute)	Mnemonic	Bit	Description	<b>.</b> C
	LCE_CURVE_LUT2_B8_2LSB[1:0]	1:0	LCE curve LUT2 Luma ed	qual to 0xb8 2 LSBs.
4Ch	REG102F98	7:0	Default: 0x00	Access: R/W
(102F98h)	LCE_CURVE_LUT2_C8_8MSB[7:0]	7:0	LCE curve LUT2 Luma ed	qual to 0xc8 8 MSBs.
4Ch	REG102F99	7:0	Default: 0x00	Access: R/W
(102F99h)	-	7:2	Reserved.	
	LCE_CURVE_LUT2_C8_2LSB[1:0]	1:0	LCE curve LUT2 Luma ed	qual to 0xc8 2 LSBs.
4Dh	REG102F9A	7:0	Default: 0x00	Access: R/W
(102F9Ah)	LCE_CURVE_LUT2_D8_8MSB[7:0]	7:0	LCE curve LUT2 Luma ed	qual to 0xd8 8 MSBs.
4Dh	REG102F9B	7:0	Default: 0x00	Access: R/W
(102F9Bh)	-	7:2	Reserved.	<b>A</b>
	LCE_CURVE_LUT2_D8_2LSB[1:0]	1:0	LCE curve LUT2 Luma ed	qual to 0xd8 2 LSBs.
4Eh	REG102F9C	7:0	Default: 0x00	Access: R/W
(102F9Ch)	LCE_CURVE_LUT2_E8_8MSB[7:0]	7:0	LCE curve LUT2 Luma ed	qual to 0xe8 8 MSBs.
4Eh (102F9Dh)	REG102F9D	7:0	Default: 0x00	Access: R/W
	- ~ ~ ~ ~ ~ ~	7:2	Reserved.	
	LCE_CURVE_LUT2_E8_2LSB[1:0]	1:0	LCE curve LUT2 Luma ed	qual to 0xe8 2 LSBs.
4Fh	REG102F9E	7:0	Default: 0x00	Access: R/W
(102F9Eh)	LCE_CURVE_LUT2_F8_8MSB[7:0]	7:0	LCE curve LUT2 Luma ed	qual to 0xf8 8 MSBs.
4Fh	REG102F9F	7:0	Default: 0x00	Access: R/W
(102F9Fh)	- 20)	7:2	Reserved.	
	LCE_CURVE_LUT2_F8_2LSB[1:0]	1:0	LCE curve LUT2 Luma ed	qual to 0xf8 2 LSBs.
50h	REG102FA0	7:0	Default: 0x00	Access: R/W
(102FA0h)	LCE_CURVE_LUT3_08_8MSB[7:0]	7:0	LCE curve LUT3 Luma ed	qual to 0x08 8 MSBs.
50h	REG102FA1	7:0	Default: 0x00	Access: R/W
(102FA1h)	-	7:2	Reserved.	
	LCE_CURVE_LUT3_08_2LSB[1:0]	1:0	LCE curve LUT3 Luma ed	qual to 0x08 2 LSBs.
51h	REG102FA2	7:0	Default: 0x00	Access: R/W
(102FA2h)	LCE_CURVE_LUT3_18_8MSB[7:0]	7:0	LCE curve LUT3 Luma ed	qual to 0x18 8 MSBs.
51h	REG102FA3	7:0	Default: 0x00	Access: R/W
(102FA3h)	-	7:2	Reserved.	
	LCE_CURVE_LUT3_18_2LSB[1:0]	1:0	LCE curve LUT3 Luma ed	qual to 0x18 2 LSBs.
52h	REG102FA4	7:0	Default: 0x00	Access: R/W
(102FA4h)	LCE_CURVE_LUT3_28_8MSB[7:0]	7:0	LCE curve LUT3 Luma ed	qual to 0x28 8 MSBs.



Index (Absolute)	Mnemonic	Bit	Description	<b>.</b> C
52h	REG102FA5	7:0	Default: 0x00	Access: R/W
(102FA5h)	-	7:2	Reserved.	
	LCE_CURVE_LUT3_28_2LSB[1:0]	1:0	LCE curve LUT3 Luma ed	qual to 0x28 2 LSBs.
53h	REG102FA6	7:0	Default: 0x00	Access: R/W
(102FA6h)	LCE_CURVE_LUT3_38_8MSB[7:0]	7:0	LCE curve LUT3 Luma ed	qual to 0x38 8 MSBs.
53h	REG102FA7	7:0	Default: 0x00	Access: R/W
(102FA7h)	-	7:2	Reserved.	
	LCE_CURVE_LUT3_38_2LSB[1:0]	1:0	LCE curve LUT3 Luma ed	qual to 0x38 2 LSBs.
54h	REG102FA8	7:0	Default: 0x00	Access: R/W
(102FA8h)	LCE_CURVE_LUT3_48_8MSB[7:0]	7:0	LCE curve LUT3 Luma ed	qual to 0x48 8 MSBs.
54h	REG102FA9	7:0	Default: 0x00	Access: R/W
(102FA9h)	- 60	7:2	Reserved.	
	LCE_CURVE_LUT3_48_2LSB[1:0]	1:0	LCE curve LUT3 Luma ed	qual to 0x48 2 LSBs.
55h	REG102FAA	7:0	Default: 0x00	Access: R/W
(102FAAh)	LCE_CURVE_LUT3_58_8MSB[7:0]	7:0	LCE curve LUT3 Luma ed	qual to 0x58 8 MSBs.
55h	REG102FAB	7:0	Default: 0x00	Access: R/W
(102FABh) <sup>°</sup>	1000	7:2	Reserved.	
	LCE_CURVE_LUT3_58_2LSB[1:0]	1:0	LCE curve LUT3 Luma ed	qual to 0x58 2 LSBs.
56h	REG102FAC	7:0	Default: 0x00	Access: R/W
(102FACh)	LCE_CURVE_LUT3_68_8MSB[7:0]	7:0	LCE curve LUT3 Luma ed	qual to 0x68 8 MSBs.
56h	REG102FAD	7:0	Default: 0x00	Access: R/W
(102FADh)	.0	7:2	Reserved.	
	LCE_CURVE_LUT3_68_2LSB[1:0]	1:0	LCE curve LUT3 Luma ed	qual to 0x68 2 LSBs.
57h	REG102FAE	7:0	Default: 0x00	Access: R/W
(102FAEh)	LCE_CURVE_LUT3_78_8MSB[7:0]	7:0	LCE curve LUT3 Luma ed	qual to 0x78 8 MSBs.
57h	REG102FAF	7:0	Default: 0x00	Access: R/W
(102FAFh)	-	7:2	Reserved.	,
	LCE_CURVE_LUT3_78_2LSB[1:0]	1:0	LCE curve LUT3 Luma ed	qual to 0x78 2 LSBs.
58h	REG102FB0	7:0	Default: 0x00	Access: R/W
(102FB0h)	LCE_CURVE_LUT3_88_8MSB[7:0]	7:0	LCE curve LUT3 Luma ed	qual to 0x88 8 MSBs.
58h	REG102FB1	7:0	Default: 0x00	Access: R/W
(102FB1h)	-	7:2	Reserved.	1
	LCE_CURVE_LUT3_88_2LSB[1:0]	1:0	LCE curve LUT3 Luma ed	292 1 C 99v0 at leur



LCE Regis	ter (Bank = 102F, Sub-bank	= 1E)		
Index (Absolute)	Mnemonic	Bit	Description	<b>.</b> C
59h	REG102FB2	7:0	Default: 0x00	Access: R/W
(102FB2h)	LCE_CURVE_LUT3_98_8MSB[7:0]	7:0	LCE curve LUT3 Luma ed	qual to 0x98 8 MSBs.
59h	REG102FB3	7:0	Default: 0x00	Access: R/W
(102FB3h)	-	7:2	Reserved.	
	LCE_CURVE_LUT3_98_2LSB[1:0]	1:0	LCE curve LUT3 Luma ed	qual to 0x98 2 LSBs.
5 <b>A</b> h	REG102FB4	7:0	Default: 0x00	Access: R/W
(102FB4h)	LCE_CURVE_LUT3_A8_8MSB[7:0]	7:0	LCE curve LUT3 Luma ed	qual to 0xa8 8 MSBs.
5 <b>A</b> h	REG102FB5	7:0	Default: 0x00	Access: R/W
(102FB5h)	-	7:2	Reserved.	
	LCE_CURVE_LUT3_A8_2LSB[1:0]	1:0	LCE curve LUT3 Luma ed	qual to 0xa8 2 LSBs.
5Bh	REG102FB6	7:0	Default: 0x00	Access: R/W
(102FB6h)	LCE_CURVE_LUT3_B8_8MSB[7:0]	7:0	LCE curve LUT3 Luma ed	qual to 0xb8 8 MSBs.
5Bh	REG102FB7	7:0	Default: 0x00	Access: R/W
(102FB7h)	5	7:2	Reserved.	
	LCE_CURVE_LUT3_B8_2LSB[1:0]	1:0	LCE curve LUT3 Luma ed	qual to 0xb8 2 LSBs.
5Ch	REG102FB8	7:0	Default: 0x00	Access: R/W
(102FB8h)	LCE_CURVE_LUT3_C8_8MSB[7:0]	7:0	LCE curve LUT3 Luma ed	qual to 0xc8 8 MSBs.
5Ch	REG102FB9	7:0	Default: 0x00	Access: R/W
(102FB9h)		7:2	Reserved.	
	LCE_CURVE_LUT3_C8_2LSB[1:0]	1:0	LCE curve LUT3 Luma ed	qual to 0xc8 2 LSBs.
5Dh	REG102FBA	7:0	Default: 0x00	Access: R/W
(102FBAh)	LCE_CURVE_LUT3_D8_8MSB[7:0]	7:0	LCE curve LUT3 Luma ed	qual to 0xd8 8 MSBs.
5Dh	REG102FBB	7:0	Default: 0x00	Access: R/W
(102FBBh)	-	7:2	Reserved.	
	LCE_CURVE_LUT3_D8_2LSB[1:0]	1:0	LCE curve LUT3 Luma ed	qual to 0xd8 2 LSBs.
5Eh	REG102FBC	7:0	Default: 0x00	Access: R/W
(102FBCh)	LCE_CURVE_LUT3_E8_8MSB[7:0]	7:0	LCE curve LUT3 Luma ed	qual to 0xe8 8 MSBs.
5Eh	REG102FBD	7:0	Default: 0x00	Access: R/W
(102FBDh)	-	7:2	Reserved.	
	LCE_CURVE_LUT3_E8_2LSB[1:0]	1:0	LCE curve LUT3 Luma ed	qual to 0xe8 2 LSBs.
5Fh	REG102FBE	7:0	Default: 0x00	Access: R/W
(102FBEh)	LCE_CURVE_LUT3_F8_8MSB[7:0]	7:0	LCE curve LUT3 Luma ed	qual to 0xf8 8 MSBs.
5Fh	REG102FBF	7:0	Default: 0x00	Access: R/W



LCE Register (Bank = 102F, Sub-bank = 1E)				
Index (Absolute) Mnemonic Bit Description				
(102FBFh)	-	7:2	Reserved.	
	LCE_CURVE_LUT3_F8_2LSB[1:0]	1:0	LCE curve LUT3 Luma equal to 0xf8 2 LSBs.	

### DYN\_SCL Register (Bank = 102F, Sub-bank = 1F)

DYN_SCL	Register (Bank = 102F	, Sub-	bank = 1F)	01
Index (Absolute)	Mnemonic	Bit	Description	
01h	REG102F02	7:0	Default: 0x00	Access: R/W
(102F02h)	MLOAD_IDX_DEPTH[7:0]	7:0	The number of menuload dat 0: Disable menuload.	a.
01h	REG102F03	7:0	Default: 0x00	Access: R/W
(102F03h)	MLOAD_IDX_DEPTH[15:8]	7:0	See description of '102F02h'.	
02h	REG102F04	7:0	Default: 0x00	Access: R/W
(102F04h)	MLOAD_EN	47	Menuload enable.	
	- (/)	6:4	Reserved.	
	MLOAD_REQ_LEN[3:0]	3:0	Length of menuload DMA's re 0: Disable menuload.	equest.
03h	REG102F06	7:0	Default: 0x00	Access: R/W
(102F06h)	MLOAD_BASE_ADR[7:0]	7:0	Base address of allocated me	mory for menuload.
03h	REG102F07	7:0	Default: 0x00	Access: R/W
(102F07h)	MLOAD_BASE_ADR[15:8]	7:0	See description of '102F06h'.	T
04h	REG102F08	7:0	Default: 0x00	Access: R/W
(102F08h)	MLOAD_BASE_ADR[23:16]	7:0	See description of '102F06h'.	
08h ~ 0Bh	-	7:0	Default: -	Access: -
(102F10h 102F17h)	-	-	Reserved.	
10h	REG102F20	7:0	Default: 0x00	Access: R/W
(102F20h)	DS_REQ_LEN[3:0]	7:4	Length of dynamic scaling DN 0: Disable dynamic scaling.	MA's request.
	DS_REQ_TH[3:0]	3:0	Threshold for one dynamic so	caling DMA request.
10h	REG102F21	7:0	Default: 0x00	Access: R/W
(102F21h)	DS_IPM2MI_SEL	7	Main IP dynamic scaling MIU	selection.
	DS_IPS2MI_SEL	6	Sub IP dynamic scaling MIU s	selection.



	Rogistor (Barik 1021	, Sub-	bank = 1F)	
Index (Absolute)	Mnemonic	Bit	Description	·.C
I	DS_OP2MI_SEL	5	OP dynamic scaling MIU selec	ction.
[	DS_RIU_WE	4	Enable write register through RIU.	
	IPM_DS_EN	3	Enable main IP2 dynamic scaling.	
[	IPS_DS_EN	2	Enable sub IP2 dynamic scali	ng.
(	OP_DS_EN	1	Enable OP dynamic scaling.	
[	DS_REQ_PRI	0	User specified priority of MIU	
11h	REG102F22	7:0	Default: 0x00	Access: R/W
(102F22h) [	DS_BASE_ADR[7:0]	7:0	Base address of allocated me	mory for dynamic scaling.
11h	REG102F23	7:0	Default: 0x00	Access: R/W
(102F23h) <sub>[</sub>	DS_BASE_ADR[15:8]	7:0	See description of '102F22h'.	<b>A</b>
12h	REG102F24	7:0	Default: 0x00	Access: R/W
(102F24h) <sub>[</sub>	DS_BASE_ADR[23:16]	7:0	See description of '102F22h'.	
12h	REG102F25	7:0	Default: 0x00	Access: R/W
(102F25h) <sub>[</sub>	DS_IDX_DEPTH[7:0]	7:0	The number of dynamic scaling data per index.  0: Disable dynamic scaling.	
13h -	X	7:0	Default: -	Access: -
(102F26h)		-	Reserved.	
14h ~ 1Fh		7:0	Default: -	Access: -
(102F28h ~ 102F39h)			Reserved.	
	REG102F40	7:0	Default: 0x00	Access: R/W
(400E40EX	KST_V_BASEADDR[7:0]	7:0	DRAM base address for keyst	one vertical parameter.
(102F40h)	TOT_V_DROCKDDR[7.0]		<u> </u>	
	REG102F41	7:0	Default: 0x00	Access: R/W
20h		7:0 7:0	Default: 0x00 See description of '102F40h'.	
20h (102F41h)	REG102F41			
20h (102F41h) <sub>H</sub>	REG102F41 KST_V_BASEADDR[15:8]	7:0	See description of '102F40h'.	Access: R/W
20h (102F41h)   21h   (102F42h)	REG102F41 KST_V_BASEADDR[15:8] REG102F42	7:0 <b>7</b> :0	See description of '102F40h'.  Default: 0x00	Access: R/W
20h (102F41h)   102F42h)   102F42h (102F44h)	REG102F41  KST_V_BASEADDR[15:8]  REG102F42  KST_V_BASEADDR[23:16]	7:0 7:0 7:0	See description of '102F40h'.  Default: 0x00  See description of '102F40h'.	Access: R/W Access: R/W Access: R/W
20h   (102F41h)   (102F42h)   (102F44h)	REG102F41  KST_V_BASEADDR[15:8]  REG102F42  KST_V_BASEADDR[23:16]  REG102F44	7:0 7:0 7:0 7:0	See description of '102F40h'.  Default: 0x00  See description of '102F40h'.  Default: 0x00	Access: R/W  Access: R/W  Access: R/W
20h   (102F41h)   (102F42h)   (102F44h)   (102F44h)   (102F4Fh)	REG102F41  KST_V_BASEADDR[15:8]  REG102F42  KST_V_BASEADDR[23:16]  REG102F44  KST_H_BASEADDR[7:0]	7:0 7:0 7:0 7:0 7:0	See description of '102F40h'.  Default: 0x00  See description of '102F40h'.  Default: 0x00  DRAM base address for keyst	Access: R/W  Access: R/W  Access: R/W  one horizontal parameter.
20h   (102F41h)   (102F42h)   (102F44h)   (102F45h)	REG102F41  KST_V_BASEADDR[15:8]  REG102F42  KST_V_BASEADDR[23:16]  REG102F44  KST_H_BASEADDR[7:0]  REG102F45	7:0 7:0 7:0 7:0 7:0 7:0	See description of '102F40h'.  Default: 0x00  See description of '102F40h'.  Default: 0x00  DRAM base address for keyst  Default: 0x00	Access: R/W  Access: R/W  Access: R/W  one horizontal parameter.
20h (102F41h)   (102F42h)   (102F44h)   (102F45h)   (1	REG102F41  KST_V_BASEADDR[15:8]  REG102F42  KST_V_BASEADDR[23:16]  REG102F44  KST_H_BASEADDR[7:0]  REG102F45  KST_H_BASEADDR[15:8]	7:0 7:0 7:0 7:0 7:0 7:0 7:0	See description of '102F40h'.  Default: 0x00  See description of '102F40h'.  Default: 0x00  DRAM base address for keyst  Default: 0x00  See description of '102F44h'.	Access: R/W  Access: R/W  Access: R/W  one horizontal parameter.  Access: R/W



DYN_SCL	Register (Bank = 102)	, Sub-	bank = 1F)
Index (Absolute)	Mnemonic	Bit	Description
(102F48h)	-	7:2	Reserved.
	KST_V_NONLINEAR_EN	1	Keystone vertical nonlinear enable.
	KST_EN	0	Keystone enable.
25h	REG102F4A	7:0	Default: 0x01 Access: R/W
(102F4Ah)	KST_TRIG_DLY[7:0]	7:0	Generate keystone trigger pulse from delayed line of Vsync.
25h	REG102F4B	7:0	Default: 0x00 Access: R/W
(102F4Bh)	SEL_KST[1:0]	7:6	Select the source to trigger menuload.  0: Falling edge of VFDE.  1: Rising edge of Vsync.  2: Falling edge of Vsync.  3: Delay line set by REG_KST_TRIG_DLY.
	-	5:4	Reserved.
	KST_TRIG_DLY[11:8]	3:0	See description of '102F4Ah'.
26h	REG102F4C	7:0	Default: 0x00 Access: R/W
(102F4Ch)	KST_VSF_INI[7:0]	7:0	Initial vertical scaling ratio for keystone vertical nonlinear function.
26h	REG102F4D	7:0	Default: 0x00 Access: R/W
(102F4Dh)	KST_VSF_INI[15:8]	7:0	See description of '102F4Ch'.
27h	REG102F4E	7:0	Default: 0x00 Access: R/W
(102F4Eh)	KST_VSF_INI[23:16]	7:0	See description of '102F4Ch'.

# OP1\_TOP Register (Bank = 102F, Sub-bank = 20)

OP1_TOP Register (Bank = 102F, Sub-bank = 20)					
Index (Absolute)	Mnemonic	Bit	Description		
10h	REG102F20	7:0	Default: 0x01	Access: R/W	
(102F20h)	-	7:3	Reserved.		
1	MWE_EN	2	2 Enable MWE function.		
	-	1	Reserved.		
	MAIN_EN	0	Enable main window shown	on the screen.	
10h	REG102F21	7:0	Default: 0x20	Access: R/W	
(102F21h)	-	7	Reserved.		
	FBL_HANDSHAKE_EN	6	Enable the handshake with [	ONR in FBL mode.	



OP1_TOP	Register (Bank = 102	F, Sub	o-bank = 20)
Index (Absolute)	Mnemonic	Bit	Description
	-	5:3	Reserved.
	VBLANK_MAIN	2	Fill the main window's line buffer in vertical blanking.
	-	1:0	Reserved.
12h	REG102F24	7:0	Default: 0x00 Access: R/W
(102F24h)	SCLB_BASE_F2[7:0]	7:0	The starting address of F2 stored at line buffer.
12h	REG102F25	7:0	Default: 0x00 Access: R/W
(102F25h)	-	7:4	Reserved.
	SCLB_BASE_F2[11:8]	3:0	See description of '102F24h'.
15h	REG102F2A	7:0	Default: 0xFF Access: R/W
(102F2Ah)	VLEN_F2[7:0]	7:0	Set the maximum request lines for second channel.
15h	REG102F2B	7:0	Default: 0x0F Access: R/W
(102F2Bh)	- CO	7:4	Reserved.
	VLEN_F2[11:8]	3:0	See description of '102F2Ah'.
17h	REG102F2E	7:0	Default: 0x00 Access: R/W
(102F2Eh)		7:4	Reserved.
	EXT_MAIN_BORDER[3:0]	3:0	Extend the specified line in main window to insert additional border.
19h	REG102F32	7:0	Default: 0xB8 Access: R/W
(102F32h)	-	7	Reserved.
	SEL_DLY_INIT	6	Select init reference signal to clear delayed line counter.  0; Vsync of SC_TOP.  1: Delay one line of VFDE.
COL	SEL_DISP[1:0]	5:4	Select the trigger point to start OP1 engine.  0: DOWN_EQ7.  1: DOWN_EQ8.  2: DOWN_EQ9.  3: Delay lines set by DISP_TRIG_DLY.
	SEL_ATP[1:0]	3:2	Select the source to trigger auto tune function.  0: Falling edge of Vsync.  1: Nearly rising edge of Vsync.  2: Delay line set by ATP_TRIG_DLY.  3: Manual triggered by setting ATP_EN.
	SEL_SYNC[1:0]	1:0	Select the trigger point for sync to initial engine.  0: Falling edge of Vsync.  1: Rising edge of Vsync.

Copyright © 2009 MStar Semiconductor, Inc.  $\,$  All rights reserved.



Index (Absolute)	Mnemonic	Bit	Description	<b></b> C
			2: Reserved. 3: Reserved.	
1Ah	REG102F34	7:0	Default: 0x03	Access: R/W
(102F34h)	ATP_TRIG_DLY[7:0]	7:0	Generate TRAIN_TRIG_P fro	m delayed line of Vsync.
1Ah	REG102F35	7:0	Default: 0x00	Access: R/W
(102F35h)	-	7:4	Reserved.	<b>V</b>
	ATP_TRIG_DLY[11:8]	3:0	See description of '102F34h'.	
1Bh	REG102F36	7:0	Default: 0x05	Access: R/W
(102F36h)	DISP_TRIG_DLY[7:0]	7:0	Generate DISP_TRIG_P from	delayed line of Vsync.
1Bh	REG102F37	7:0	Default: 0x00	Access: R/W
(102F37h)	-	7:4	Reserved.	
	DISP_TRIG_DLY[11:8]	3:0	See description of '102F36h'.	
1Ch	REG102F38	7:0	Default: 0x00	Access: R/W
(102F38h)	HOFFSET_MAIN[7:0]	7:0	Offset main display window i	n right direction.
1Ch	REG102F39	7:0	Default: 0x00	Access: R/W
(102F39h)	HOFFSET_SUB[7:0]	7:0	Offset sub display window in	right direction.
1Dh	REG102F3A	7:0	Default: 0x00	Access: R/W
(102F3Ah)	HOVERSCAN_F2[7:0]	7:0	Offset line buffer position of	F2 in right direction.
1Fh	REG102F3E	7:0	Default: 0xC2	Access: R/W
(102F3Eh)	SCLB_HALIGN[1:0]	7:6	Align the train result to speci	fied pixel.
			0: 2 pixel.	
	(),		1: 4 pixel.	
		XK	2: 8 pixel. 3: 16 pixel.	
	DISP_START_MODE	5	Select the display line buffer	start mode
	Didi _01/mti_mob2		0: Start at advance 1 display	
			1: Start at falling edge of VS	YNC_INIT.
	DISP_LB_MODE	4	Select the trigger mode.	
			0: Line base.	
		_	1: Fill line buffer.	
	DISP_WSTOP_MODE[1:0]	3:2	Stop the write of display before 8 pixels	ore full to avoid overflow.
			0: Before 8 pixels. 1: Before 16 pixels.	
			2: Before 32 pixels.	
			3: Before 64 pixels.	



OP1_TOP	Register (Bank = 102	F, Sub	-bank = 20)	
Index (Absolute)	Mnemonic	Bit	Description	·.C
	DISP_RLN_MODE[1:0]	1:0	Select the UNDER_RUN value 0: Update by Hsync (not opt 1: Update when session is do 2: Update when line is done 3: Reserved.	imum performance). one (subject to error).
1Fh	REG102F3F	7:0	Default: 0x00	Access: R/W
(102F3Fh)	-	7:4	Reserved.	
	DISP_UNDER_MODE	3	Select the UNDER_RUN value 0: 16'h0000. 1: 16'hffff.	e of display level.
	DISP_PAT_EN	2	Enable internal pattern of OP1_DISP.	
	DISP_LB_WEZ	1	Disable WEN of display line buffer.	
	DISP_TRIG_MODE	0	<ul><li>Select the trigger mode.</li><li>0: Trigged by SELF_COUNTER.</li><li>1: Trigged by OP2.</li></ul>	
20h	REG102F40	7:0	Default: 0xFF	Access: R/W
(102F40h)	DISP_LB_FULL_LVL[7:0]	7:0	Set the maximum depth of d	isplay line buffer.
20h	REG102F41	7:0	Default: 0x07	Access: R/W
(102F41h)	DISP_LB_FULL_LVL[15:8]	7:0	See description of '102F40h'.	
21h	REG102F42	7:0	Default: 0x01	Access: R/W
(102F42h)	DS_TRIG_DLY[7:0]	7:0	Generate DS_TRIG_P from d	elayed line of Vsync.
21h	REG102F43	7:0	Default: 0x00	Access: R/W
(102F43h)	<b>?</b>	7:4	Reserved.	
	DS_TRIG_DLY[11:8]	3:0	See description of '102F42h'.	
22h	REG102F44	7:0	Default: 0x01	Access: R/W
(102F44h)	MLOAD_TRIG_DLY[7:0]	7:0	Generate MLOAD_TRIG_P from	om delayed line of Vsync.
22h	REG102F45	7:0	Default: 0x00	Access: R/W
(102F45h)	-	7:4	Reserved.	
	MLOAD_TRIG_DLY[11:8]	3:0	See description of '102F44h'.	
40h	REG102F80	7:0	Default: -	Access: RO
(102F80h)	-	7:1	Reserved.	
	DISPLAY_UNDERRUN	0	Indicate whether the display previous frame.	line buffer is underrun in
41h	REG102F82	7:0	Default: -	Access: RO



Index	Mnemonic	Bit	Description	
(Absolute)	Willottio	Dit	2 Constitution	
(102F82h)	DISPLAY_FIRST_LN[7:0]	7:0	Indicate the display line count of first display position.	
41h	REG102F83	7:0	Default: - Access: RO	
(102F83h)	-	7:4	Reserved.	
	DISPLAY_FIRST_LN[11:8]	3:0	See description of '102F82h'.	
42h	REG102F84	7:0	Default: - Access: RO	
(102F84h)	MIN_DISP_LINE[7:0]	7:0	Indicate the display line count of minimum display level occurred.	
42h	REG102F85	7:0	Default: - Access: RO	
(102F85h)	-	7:4	Reserved.	
	MIN_DISP_LINE[11:8]	3:0	See description of '102F84h'.	
43h	REG102F86	7:0	Default: - Access: RO	
(102F86h)	MIN_DISP_CNT[7:0]	7:0	Indicate the minimum display level.	
43h	REG102F87	7:0	Default: - Access: RO	
(102F87h)	MIN_DISP_CNT[15:8]	7:0	See description of '102F86h'.	
44h	REG102F88	7:0	Default: - Access: RO	
(102F88h)	MAX_DISP_CNT[7:0]	7:0	Indicate the maximum display level.	
44h	REG102F89	7:0	Default: - Access: RO	
(102F89h)	MAX_DISP_CNT[15:8]	7:0	See description of '102F88h'.	
51h	REG102FA2	7:0	Default: - Access: RO	
(102FA2h)	SCLB_BA_ADR_INI[7:0]	7:0	Read SCLB_BA_ADR_INI.	
51h	REG102FA3	7:0	Default: - Access: RO	
(102FA3h)		7:4	Reserved.	
	SCLB_BA_ADR_INI[11:8]	3:0	See description of '102FA2h'.	
55 <b>h</b>	REG102FAA	7:0	Default: - Access: RO	
(102FAAh)	SCLB_BF_LEN[7:0]	7:0	Read SCLB_BF_LEN.	
5 <b>5</b> h	REG102FAB	7:0	Default: - Access: RO	
(102FABh)	-	7:4	Reserved.	
	SCLB_BF_LEN[11:8]	3:0	See description of '102FAAh'.	
61h	REG102FC2	7:0	Default: - Access: RO	
(102FC2h)	DISP_BA_ADR_INI[7:0]	7:0	Read DISP_BA_ADR_INI.	
61h	REG102FC3	7:0	Default: - Access: RO	
(102FC3h)	-	7:4	Reserved.	
	DISP_BA_ADR_INI[11:8]	3:0	See description of '102FC2h'.	





OP1_TOP Register (Bank = 102F, Sub-bank = 20)					
Index (Absolute)	Mnemonic	Bit	Description	·.C	
64h	REG102FC8	7:0	Default: -	Access: RO	
(102FC8h)	DISP_BF_LEN[7:0]	7:0	Read DISP_BF_LEN.		
64h	REG102FC9	7:0	Default: -	Access: RO	
(102FC9h)	-	7:4	Reserved.		
	DISP_BF_LEN[11:8]	3:0	See description of '102FC8h'	0	
65h ~ 67h	-	7:0	Default: -	Access: -	
(102FCAh ~ 102FCFh)	-	-	Reserved.		

## ELA Register (Bank = 102F, Sub-bank = 21)

<b>ELA Regist</b>	er (Bank = 102F, Sub	-bank	: = 21)	
Index (Absolute)	Mnemonic	Bit	Description	
01h ~ 02h	-	7:0	Default: -	Access: -
(102F02h ~ 102F04h)	- XO, (1		Reserved.	
10h	REG102F20	7:0	Default: 0x02	Access: R/W
(102F20h)		7:1	Reserved.	
	EODI_EN_F2	0	F2 window EODi enable.	
			1: Enable. 0: Disable.	
7Fh ~ 7Fh		7:0	Default: -	Access: -
(102FFEh ~ 102FFFh)	Ç	×C	Reserved.	



### TDDI Register (Bank = 102F, Sub-bank = 22)

TDDI Reg	DDI Register (Bank = 102F, Sub-bank = 22)				
Index (Absolute)	Mnemonic	Bit	Description	, ilo	
01h	REG102F02	7:0	Default: 0x04	Access: R/W	
(102F02h)	RATIO_DIV_YCSEP_F2	7	Main window ratio divide Y/	C separate.	
	-	6:3	Reserved.		
	RATIO_DIV_MD_C_F2[2:0]	2:0	Main window ratio divide m	ode when Y/C separate.	
01h	REG102F03	7:0	Default: 0x14	Access: R/W	
(102F03h)	-	7:6	Reserved.		
	RATIO_DIV_MD_F2[2:0]	5:3	Main window ratio divide m	ode.	
	RATIO_MD_F2[2:0]	2:0	Main window ratio filter mo	de.	
02h	REG102F04	7:0	Default: 0x80	Access: R/W	
(102F04h)	RATIO_C_INDEP_F2	7	Main window C ratio indepe	endent mode.	
			0: Disable C ratio filter.		
			1: Enable C ratio filter.		
	RSV_02_2_F2[2:0]	6:4	Reserved.		
	RATIO_C_MIN_F2[3:0]	3:0	Main window C minimum ra	tio in independent mode.	
02h	REG102F05	7:0	Default: 0x02	Access: R/W	
(102F05h)	13 0	7:2	Reserved.		
	RATIO_C_YMAX_SEL_F2	1)	Main window C ratio takes '		
· ·			<ul><li>0: Select Y ratio before SST</li><li>1: Select Y ratio after SST.</li></ul>	•	
	RATIO_C_YMAX_DIS_F2	0	Main window C ratio takes \	V ratio mode disable	
	KA110_C_1WAA_DI3_I 2		0: Enable.	Tatio mode disable.	
•			1: Disable.		
03h	REG102F06	7:0	Default: 0x00	Access: R/W	
(102F06h)	FILM_EODIW_EN_F2	7	Main window EODi weight omode.	compensation enable in film	
	•	6:0	Reserved.		
08h	REG102F10	7:0	Default: 0x00	Access: R/W	
(102F10h)	PRE_MOT_FILTER_EN_F2	7	Main Window LPF enable of	DNR motion calculation.	
	-	6	Reserved.		
	PRE_MOT_OFFSET_F2[5:0]	5:0	Main Window pre-memory r	motion offset for motion	
08h	REG102F11	7:0	Default: 0x08	Access: R/W	
(102F11h)	-	7:4	Reserved.		



Index	Mnemonic	Bit	Description
(Absolute)	MITERIORIC	DIL	Description
	PRE_MOT_GAIN_F2[3:0]	3:0	Main Window pre-memory motion gain for motion calculation.
09h	REG102F12	7:0	Default: 0x00 Access: R/W
(102F12h)	-	7:6	Reserved.
	POST_MOT_OFFSET_F2[5:0]	5:0	Main Window post-memory motion offset for motion calculation.
09h	REG102F13	7:0	Default: 0x88 Access: R/W
(102F13h)	POST_MOT_CGAIN_F2[3:0]	7:4	Main Window post-memory motion gain for Y motion calculation.
	POST_MOT_YGAIN_F2[3:0]	3:0	Main Window post-memory motion gain for C motion calculation.
0Ah	REG102F14	7:0	Default: 0x86 Access: R/W
(102F14h)	POST_MOT_YMAX_EN_F2	7	Main Window pre-/post-memory Y motion maximum enable.
		6:3	Reserved.
	HIS_WT_F2[2:0]	2:0	Main Window history weighting.
0Ah	REG102F15	7:0	Default: 0x04 Access: R/W
(102F15h)	HIS_FILTER_MODE_F2	7	Main Window history filter mode.
		6:4	Reserved.
	HIS_RATIO_OFFSET_F2[3:0]	3:0	Main Window history ratio offset.
0Ch	REG102F18	7:0	Default: 0x07 Access: R/W
(102F18h)	RSV_STAT_0_F2[1:0]	7:6	Reserved.
	STAT_INC_MODE_F2	5	Main window ratio statistics: ratio incremental mode
	STAT_SEL_C_F2	4	Main window ratio statistics: ratio selection.
	STAT_CORE_F2[3:0]	3:0	Main window ratio statistics: coring threshold.
0Dh	REG102F1A	7:0	Default: - Access: RO
(102F1Ah)	MOTION_STATUS_F2[7:0]	7:0	Main window ratio statistics: motion status.
0Dh	REG102F1B	7:0	Default: - Access: RO
(102F1Bh)	MOTION_STATUS_F2[15:8]	7:0	See description of '102F1Ah'.
0Eh	REG102F1C	7:0	Default: - Access: RO
(102F1Ch)	MOTION_STATUS_F2[23:16]	7:0	See description of '102F1Ah'.
10h	REG102F20	7:0	Default: 0x4A Access: R/W
(102F20h)	ADAPT_MED_EN_F2	7	Main window adaptive DFK enable.
	WEGT_MED_EN_F2	6	Main window weighted DFK enable.



Localinas	N/m o m o m i o	D:4	Description	
Index (Absolute)	Mnemonic	Bit	Description	·.C
	RSV_MED_0_F2	5	Reserved.	
	MED_MANUAL_EN_F2	4	Main window DFK manual mode enable.	
	MED_MANUAL_WEIGHT_F2[3:0]	3:0	Main window DFK manual v	veighting.
11h	REG102F22	7:0	Default: 0x08	Access: R/W
(102F22h)	-	7:5	Reserved.	2
	MED_LF_BEGIN_F2[4:0]	4:0	Main window weighted DFK	low-frequency begin.
11h	REG102F23	7:0	Default: 0x04	Access: R/W
(102F23h)	-	7:4	Reserved.	
	MED_LF_SLOPE_F2[3:0]	3:0	Main window weighted DFK adjustment.	low-frequency slope
12h	REG102F24	7:0	Default: 0x14	Access: R/W
(102F24h)	- 0	7:5	Reserved.	
	MED_HF_BEGIN_F2[4:0]	4:0	Main window weighted DFK	high-frequency begin.
12h	REG102F25	7:0	Default: 0x04	Access: R/W
(102F25h)		7:4	Reserved.	
	MED_HF_SLOPE_F2[3:0]	3:0	Main window weighted DFK adjustment.	high-frequency slope
13h	REG102F26	7:0	Default: 0x30	Access: R/W
(102F26h)		7:6	Reserved.	
	MED_MOT_TH_F2[5:0]	5:0	Main window adaptive DFK	motion threshold.
14h ~ 15h	-	7:0	Default: -	Access: -
(102F28h	<b>?</b>		Reserved.	
~ 102F2Ah)	X	O		
18h	REG102F30	7:0	Default: 0x13	Access: R/W
(102F30h)	SST_EN_F2	7	Main window SST enable.	
	-	6	Reserved.	
7	RSV_SST_0_F2	5	Reserved.	
	SST_MOTION_LPF_EN_F2	4	Main window SST low-pass	on motion enable.
	SST_MOTION_TH_F2[3:0]	3:0	Main window SST motion th	nreshold.
18h	REG102F31	7:0	Default: 0x27	Access: R/W
(102F31h)	RSV_SST_1_F2[1:0]	7:6	Reserved.	•
	SST_ERODE_MODE_F2[1:0]	5:4	Main window SST motion ar	rea erosion mode.
	RSV_SST_2_F2	3	Reserved.	



TDDI Reg	jister (Bank = 102F, Sub-b	TDDI Register (Bank = 102F, Sub-bank = 22)				
Index (Absolute)	Mnemonic	Bit	Description	·.C		
	SST_DILATE_MODE_F2[2:0]	2:0	Main window SST motion ar	ea dilation mode.		
19h	REG102F32	7:0	Default: 0xDF	Access: R/W		
(102F32h)	SST_POSTLPF_EN_F2	7	Main window SST post-LPF	enable.		
	SST_POSTLPF_MAX_F2	6	Main window SST post-LPF	maximum function enable.		
	SST_DYNAMIC_CORE_TH_F2[5:0]	5:0	Main window SST dynamic	motion coring threshold.		
19h	REG102F33	7:0	Default: 0x85	Access: R/W		
(102F33h)	SST_DYNAMIC_SGAIN_F2[3:0]	7:4	Main window SST dynamic i	motion spatial difference		
			gain.			
	SST_DYNAMIC_TGAIN_F2[3:0]	3:0	Main window SST dynamic i	motion temporal difference		
			gain.	<b>A</b>		
1Ah	REG102F34	7:0	Default: 0x00	Access: R/W		
(102F34h)	RSV_SST_3_F2[1:0]	7:6	Reserved.			
	SST_STATIC_CORE_TH_F2[5:0]	5:0	Main window SST static mo	tion coring threshold.		
1Ah	REG102F35	7:0	Default: 0x22	Access: R/W		
(102F35h)	SST_STATIC_SGAIN_F2[3:0]	7:4	Main window SST static mo	tion spatial difference gain.		
	SST_STATIC_TGAIN_F2[3:0]	3:0	Main window SST static mot	ion temporal difference gain.		
1Bh	REG102F36	7:0	Default: 0x00	Access: R/W		
(102F36h)	RSV_SST_4_F2[7:0]	7:0	Reserved.			
1Bh ~ 7Fh		7:0	Default: -	Access: -		
(102F37h		-	Reserved.			
~ 102555h						
102FFFh)						

### HVSP Register (Bank = 102F, Sub-bank = 23)

<b>HVSP Reg</b>	HVSP Register (Bank = 102F, Sub-bank = 23)					
Index (Absolute)	Mnemonic	Bit	Description			
01h	REG102F02	7:0	Default: 0x00	Access: R/W		
(102F02h)	INI_FACTOR_HO_F2[7:0]	7:0	Main window horizontal initial factor.			
01h	REG102F03	7:0	Default: 0x00	Access: R/W		
(102F03h)	INI_FACTOR_HO_F2[15:8]	7:0	See description of '102F02h'.			
02h	REG102F04	7:0	Default: 0x00	Access: R/W		
(102F04h)	-	7:4	Reserved.			



HVSP Reg	ister (Bank = 102F, Sub	-bank	( = 23)	
Index (Absolute)	Mnemonic	Bit	Description	·.C
	INI_FACTOR_HO_F2[19:16]	3:0	See description of '102F02h	
03h	REG102F06	7:0	Default: 0x00	Access: R/W
(102F06h)	INI_FACTOR1_VE_F2[7:0]	7:0	Main window vertical initial	factor 1.
03h	REG102F07	7:0	Default: 0x00	Access: R/W
(102F07h)	INI_FACTOR1_VE_F2[15:8]	7:0	See description of '102F06h	
04h	REG102F08	7:0	Default: 0x00	Access: R/W
(102F08h)	INI_FACTOR1_VE_F2[23:16]	7:0	See description of '102F06h	
05h	REG102F0A	7:0	Default: 0x00	Access: R/W
(102F0Ah)	INI_FACTOR2_VE_F2[7:0]	7:0	Main window vertical initial	factor 2.
05h	REG102F0B	7:0	Default: 0x00	Access: R/W
(102F0Bh)	INI_FACTOR2_VE_F2[15:8]	7:0	See description of '102F0Ah	
06h	REG102F0C	7:0	Default: 0x00	Access: R/W
(102F0Ch)	INI_FACTOR2_VE_F2[23:16]	7:0	See description of '102F0Ah	
07h	REG102F0E	7:0	Default: 0x00	Access: R/W
(102F0Eh)	SCALE_FACTOR_HO_F2[7:0]	7:0	Main window horizontal scal	ing factor.
07h	REG102F0F	7:0	Default: 0x00	Access: R/W
(102F0Fh)	SCALE_FACTOR_HO_F2[15:8]	7:0	See description of '102F0Eh	
08h	REG102F10	7:0	Default: 0x00	Access: R/W
(102F10h)	SCALE_FACTOR_HO_F2[23:16]	7:0	See description of '102F0Eh	
08h	REG102F11	7:0	Default: 0x00	Access: R/W
(102F11h)		7:2	Reserved.	
	H_SHIFT_MODE_EN_F2	1	Main window horizontal scal	ing shift mode enable.
	SCALE_HO_EN_F2	0	Main window horizontal scal	ing enable.
09h	REG102F12	7:0	Default: 0x00	Access: R/W
(102F12h)	SCALE_FACTOR_VE_F2[7:0]	7:0	Main window vertical scaling	factor.
09h	REG102F13	7:0	Default: 0x00	Access: R/W
(102F13h)	SCALE_FACTOR_VE_F2[15:8]	7:0	See description of '102F12h	
0Ah	REG102F14	7:0	Default: 0x00	Access: R/W
(102F14h)	SCALE_FACTOR_VE_F2[23:16]	7:0	See description of '102F12h	
0Ah	REG102F15	7:0	Default: 0x80	Access: R/W
(102F15h)	VFAC_DEC1_MD_F2	7	Main window vertical factor	dec1 mode.
	-	6:1	Reserved.	
	SCALE_VE_EN_F2	0	Main window vertical scaling	g enable.



Index	ister (Bank = 102F, Sub Mnemonic	Bit	Description
(Absolute)	WINCHIONIC	DIL	Description
0Bh	REG102F16	7:0	Default: 0x00 Access: R/W
(102F16h)	Y_RAM_SEL_HO_F2	7	Main window horizontal Y scaling filter SRAM selection.  0: SRAM 0.  1: SRAM 1.
	Y_RAM_EN_HO_F2	6	Main window horizontal Y scaling filter SRAM usage enable.
	C_RAM_SEL_HO_F2	5	Main window horizontal C scaling filter SRAM selection. 0: SRAM 0. 1: SRAM 1.
	C_RAM_EN_HO_F2	4	Main window horizontal C scaling filter SRAM usage enable.
	MODE_C_HO_F2[2:0]	3:1	Main window horizontal C scaling filter mode. 0: Bypass. 1: Bilinear. 2: ROM Table 0. 3: ROM Table 1. 4: ROM Table 2.
	MODE_Y_HO_F2	0	Main window horizontal Y scaling filter mode.  0: Bypass.  1: Bilinear.
0Bh	REG102F17	7:0	Default: 0x00 Access: R/W
(102F17h)	Y_RAM_SEL_VE_F2	7	Main window vertical Y scaling filter SRAM selection.  0: SRAM 0.  1: SRAM 1.
	Y_RAM_EN_VE_F2	6	Main window vertical Y scaling filter SRAM usage enable.
(C)	C_RAM_SEL_VE_F2	5	Main window vertical C scaling filter SRAM selection.  0: SRAM 0.  1: SRAM 1.
	C_RAM_EN_VE_F2	4	Main window vertical C scaling filter SRAM usage enable.
	MODE_C_VE_F2[2:0]	3:1	Main window vertical C scaling filter mode.  0: Bypass.  1: Bilinear.  2: ROM Table 0.  3: ROM Table 1.  4: ROM Table 2.
	MODE_Y_VE_F2	0	Main window vertical Y scaling filter mode.  0: Bypass.



HVSP Reg	ister (Bank = 102F, Sub	-bank	= 23)	
Index (Absolute)	Mnemonic	Bit	Description	·.C
			1: Bilinear.	
0Ch	REG102F18	7:0	Default: 0xC0	Access: R/W
(102F18h)	FORMAT_422_F2	7	Main window data format is	422.
	422_INTP_F2	6	Main window 422 Cb Cr inte	erpolation enable.
	CR_LOAD_INI_F2	5	Main CR_LOAD initial value.	
	-	4:2	Reserved.	
	VSP_DITH_EN_F2	1	Main window dithering enab	le for vertical scaling
	HSP_DITH_EN_F2	0	Main window dithering enab process.	ole for horizontal scaling
0Ch	REG102F19	7:0	Default: 0x00	Access: R/W
(102F19h)	-	7:4	Reserved.	
	VSP_CORING_EN_Y_F2	3	Main window vertical Y coring enable.	
	VSP_CORING_EN_C_F2	2	Main window vertical C corir	ng enab <mark>l</mark> e.
	HSP_CORING_EN_Y_F2	4	Main window horizontal Y co	oring enable.
	HSP_CORING_EN_C_F2 0 N		Main window horizontal C coring enable.	
0Dh	REG102F1A	7:0	Default: 0x00	Access: R/W
(102F1Ah)	HSP_CORING_TH_C_F2[7:0]	7:0	Main window horizontal C co	oring threshold.
0Dh	REG102F1B	7:0	Default: 0x00	Access: R/W
(102F1Bh)	HSP_CORING_TH_Y_F2[7:0]	7:0	Main window horizontal Y co	oring threshold.
0Eh	REG102F1C	7:0	Default: 0x00	Access: R/W
(102F1Ch)	VSP_CORING_TH_C_F2[7:0]	7:0	Main window vertical C corir	ng threshold.
0Eh	REG102F1D	7:0	Default: 0x00	Access: R/W
(102F1Dh)	VSP_CORING_TH_Y_F2[7:0]	7:0	Main window vertical Y corir	ng threshold.
13h	REG102F26	7:0	Default: 0x00	Access: R/W
(102F26h)	V_NL_EN_F2	7	Main window vertical nonlin	ear scaling enable.
	H_NL_EN_F2	6	Main window horizontal non	linear scaling enable.
	-	5:4	Reserved.	
	PREV_BOUND_MD_F2	3	Main window pre-V down so	caling boundary mode.
	OP_FIELD_SEL_F2	2	Main window field source se 0: From output timing. 1: From input timing.	election.
	FIELD_POL_F2	1	Main window field polarity s	witch.
	t		Main window field polarity switch.  Main window two initial factors mode.	



Index	Mnomonic	Dit	Description
Index (Absolute)	Mnemonic	Bit	Description
13h	REG102F27	7:0	Default: 0x00 Access: R/W
(102F27h)	VSP_3TAP_EN_F2	7	Main window vertical 3-tap scaling enable.
	V_NL_W2_LSB_F2	6	Main window vertical nonlinear scaling width 2 LSB.
	V_NL_W1_LSB_F2	5	Main window vertical nonlinear scaling width 1 LSB.
	V_NL_W0_LSB_F2	4	Main window vertical nonlinear scaling width 0 LSB.
	-	3	Reserved.
	H_NL_W2_LSB_F2	2	Main window horizontal nonlinear scaling width 2 LSB
	H_NL_W1_LSB_F2	1	Main window horizontal nonlinear scaling width 1 LSB
	H_NL_W0_LSB_F2	0	Main window horizontal nonlinear scaling width 0 LSB
14h	REG102F28	7:0	Default: 0x00 Access: R/W
(102F28h)	H_NL_W0_F2[7:0]	7:0	Main window horizontal nonlinear scaling width 0.
14h	REG102F29	7:0	Default: 0x00 Access: R/W
(102F29h)	H_NL_W1_F2[7:0]	7:0	Main window horizontal nonlinear scaling width 1.
15h	REG102F2A	7:0	Default: 0x00 Access: R/W
(102F2Ah)	H_NL_W2_F2[7:0]	7:0	Main window horizontal nonlinear scaling width 2.
15h	REG102F2B	7:0	Default: 0x00 Access: R/W
(102F2Bh)	H_NL_S_INI_F2	7	Main window horizontal nonlinear scaling initial sign.
	H_NL_D_INI_F2[6:0]	6:0	Main window horizontal nonlinear scaling initial value.
16h	REG102F2C	7:0	Default: 0x00 Access: R/W
(102F2Ch)	H_NL_D0_F2[7:0]	7:0	Main window horizontal nonlinear scaling delta 0.
16h	REG102F2D	7:0	Default: 0x00 Access: R/W
(102F2Dh)	H_NL_D1_F2[7:0]	7:0	Main window horizontal nonlinear scaling delta 1.
17h	REG102F2E	7:0	Default: 0x00 Access: R/W
(102F2Eh)	V_NL_W0_F2[7:0]	7:0	Main window vertical nonlinear scaling width 0.
17h	REG102F2F	7:0	Default: 0x00 Access: R/W
(102F2Fh)	V_NL_W1_F2[7:0]	7:0	Main window vertical nonlinear scaling width 1.
18h	REG102F30	7:0	Default: 0x00 Access: R/W
(102F30h)	V_NL_W2_F2[7:0]	7:0	Main window vertical nonlinear scaling width 2.
18h	REG102F31	7:0	Default: 0x00 Access: R/W
(102F31h)	V_NL_S_INI_F2	7	Main window vertical nonlinear scaling initial sign.
	V_NL_D_INI_F2[6:0]	6:0	Main window vertical nonlinear scaling initial value.
19h	REG102F32	7:0	Default: 0x00 Access: R/W
(102F32h)	V_NL_D0_F2[7:0]	7:0	Main window vertical nonlinear scaling delta 0.



HVSP Reg	ister (Bank = 102F, Sub	-bank	( = 23)	
Index (Absolute)	Mnemonic	Bit	Description	·,C
19h	REG102F33	7:0	Default: 0x00	Access: R/W
(102F33h)	V_NL_D1_F2[7:0]	7:0	Main window vertical nonlin	ear scaling delta 1.
1Ch	REG102F38	7:0	Default: 0x00	Access: R/W
(102F38h)	DY_FACTOR_HO[7:0]	7:0	Dynamic horizontal scaling f	actor
1Ch	REG102F39	7:0	Default: 0x00	Access: R/W
(102F39h)	DY_FACTOR_HO[15:8]	7:0	See description of '102F38h	
1Dh	REG102F3A	7:0	Default: 0x10	Access: R/W
(102F3Ah)	DY_FACTOR_HO[23:16]	7:0	See description of '102F38h	
1Eh	REG102F3C	7:0	Default: 0x00	Access: R/W
(102F3Ch)	DY_FACTOR_VE[7:0]	7:0	Dynamic vertical scaling fact	tor.
1Eh	REG102F3D	7:0	Default: 0x00	Access: R/W
(102F3Dh)	DY_FACTOR_VE[15:8]	7:0	See description of '102F3Ch	
1Fh	REG102F3E	7:0	Default: 0x10	Access: R/W
(102F3Eh)	DY_FACTOR_VE[23:16]	7:0	See description of '102F3Ch	
41h	REG102F82	7:0	Default: 0x00	Access: R/W
(102F82h)		7:2	Reserved.	
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	CRAM_RW_EN	<b>~</b> 1 (	C SRAM read/write enable.	
	YRAM_RW_EN	0	Y SRAM read/write enable.	
41h	REG102F83	7:0	Default: 0x00	Access: R/W
(102F83h)	- <b>(</b> )	7:1	Reserved.	
	RAM_W_PULSE	0	SRAM write data pulse.	
42h	REG102F84	7:0	Default: 0x00	Access: R/W
(102F84h)	RAM_ADDR[7:0]	7:0	For each C SRAM download: Bit5~0: address (0~63). Bit7,6: 00: C SRAM 0. 01: C SRAM 1. 10: C SRAM 2. 11: C SRAM 3. For each Y SRAM download: Bit6~0: address (0~127). bit7: 0: Y SRAM 0. 1: Y SRAM 1.	
43h	REG102F86	7:0	Default: 0x00	Access: R/W



	ister (Bank = 102F, Sub			
Index (Absolute)	Mnemonic	Bit	Description	·.C
(102F86h)	RAM_WDATA[7:0]	7:0	SRAM write data.	
43h	REG102F87	7:0	Default: 0x00	Access: R/W
(102F87h)	RAM_WDATA[15:8]	7:0	See description of '102F86h'	
44h	REG102F88	7:0	Default: 0x00	Access: R/W
(102F88h)	RAM_WDATA[23:16]	7:0	See description of '102F86h	
44h	REG102F89	7:0	Default: 0x00	Access: R/W
(102F89h)	RAM_WDATA[31:24]	7:0	See description of '102F86h	
45h	REG102F8A	7:0	Default: 0x00	Access: R/W
(102F8Ah)	RAM_WDATA[39:32]	7:0	See description of '102F86h	
46h	REG102F8C	7:0	Default: -	Access: RO
(102F8Ch)	RAM_RDATA[7:0]	7:0	SRAM read data.	
46h	REG102F8D	7:0	Default: -	Access: RO
(102F8Dh)	RAM_RDATA[15:8]	7:0	See description of '102F8Ch	
47h	REG102F8E	7:0	Default: -	Access: RO
(102F8Eh)	RAM_RDATA[23:16]	7:0	See description of '102F8Ch	
47h	REG102F8F	7:0	Default: -	Access: RO
(102F8Fh)	RAM_RDATA[31:24]	7:0	See description of '102F8Ch	
48h	REG102F90	7:0	Default: -	Access: RO
(102F90h)	RAM_RDATA[39;32]	7:0	See description of '102F8Ch	
51h	REG102FA2	7:0	Default: 0x41	Access: R/W
(102FA2h)	SIMPLE_INTP	7	Simple interpolation for 422	to 444 conversion.
	FACTOR_MANUAL	6	Vertical factor manual mode	).
	VDOWN_SEL	5	Vertical scaling down selecti	on.
O			0: Bottom.	
	UD OUT OF	_	1: Top.	
	HDOWN_SEL	4	Horizontal scaling down sele 0: Bottom.	ection.
			1: Top.	
	-	3	Reserved.	
	PSEUDO_VCLR_NO[1:0]	2:1	Dither pseudo code Vsync c	lear number.
	PSEUDO_VCLR_EN	0	Dither pseudo code Vsync clear enable.	
52h	REG102FA5	7:0	Default: 0x00	Access: R/W
(102FA5h)	FBL_R_TRIG_SEL	7	FBL read trigger selection.	ı
			0: Command finish.	



nvor keg	ister (Bank = 102F, Sub	-pank	( = 23)	
Index (Absolute)	Mnemonic	Bit	Description	·.C
			1: DE end.	
	-	6:0	Reserved.	
60h	REG102FC0	7:0	Default: 0x40	Access: R/W
(102FC0h)	CTI_AUTO_NO_MED_F2	7	Main window CTI auto no m	nedian.
	CTI_STEP_F2[2:0]	6:4	Main window CTI step.	
	-	3	Reserved.	
	CTI_LPF_COEF_F2[2:0]	2:0	Main window CTI LPF coeffi	cients.
60h	REG102FC1	7:0	Default: 0x3F	Access: R/W
(102FC1h)	-	7:6	Reserved.	
	CTI_BAND_COEF_F2[5:0]	5:0	Main window CTI BPF coeffi	cients.
61h	REG102FC2	7:0	Default: 0x88	Access: R/W
(102FC2h)	CTI_MEDIAN_EN_F2	7	Main window CTI Median enable.	
		6:4	Reserved.	
	CTI_CORING_THRD_F2[3:0]	3:0	Main window CTI coring thr	eshold.
61h	REG102FC3	7:0	Default: 0x00	Access: R/W
(102FC3h)	CTI_EN_F2	7	Main window CTI enable.	
	13 VO	6:0	Reserved.	T
62h	REG102FC4	7:0	Default: 0x00	Access: R/W
(102FC4h)	- ~/	7:3	Reserved.	
	LEVEL_SLOPE_F2[2:0]	2:0	Main window CTI gray patch level slope.	
62h	REG102FC5	7:0	Default: 0x00	Access: R/W
(102FC5h)	LEVEL_OFFSET_F2[7:0]	7:0	Main window CTI gray patcl	n level offset.
67h	REG102FCE	7:0	Default: 0x02	Access: R/W
(102FCEh)	-	7:2	Reserved.	
	GAIN_ADJ_EN_F2	1	Main window CTI gain adjus	st enable.
	-	0	Reserved.	

### FRC Register (Bank = 102F, Sub-bank = 24)

FRC Register (Bank = 102F, Sub-bank = 24)				
Index (Absolute)	Mnemonic	Bit	Description	
3Fh	REG102F7E	7:0	Default: 0x1B	Access: R/W
(102F7Eh)	-	7:5	Reserved.	



FRC Regis	FRC Register (Bank = 102F, Sub-bank = 24)			
Index (Absolute)	Mnemonic	Bit	Description	·.C
	TAILCUT	4	TAILCUT enable.	
	NOISE_DITH_DISABLE	3	PAFRC mixed with noise dither 0: Enable. 1: Disable.	er disable.
	DITH_BITS	2	Dithering bits. 0: 2-bit. 1: 4-bit.	
	TCON_OFF_EN	1	TCON FRC_GAMMA function off signal enable. 0: Ignore TCON gamma/dither turn off signal. 1: Gamma/dither function turned off by TCON FRC_GAMMA_OFF signal.	
	FRC_ON	0	PAFRC enable.	
40h	REG102F80	7:0	Default: 0x00	Access: R/W
(102F80h)	BOX_ROTATE_EN	7	Box A/B/C/D relative rotation	enable.
	TOP_BOX_UNIT_FLAG[1:0]	6:5	Top box A/B/C/D swap flag.  00: Per 2x2 box.  01: Per 4x4 box.  1x: Per 8x8 box.	
	TOP_BOX_FREEZE	4	Top box freeze.	
	TOP_BOX_SHRINK FR_C2_BIT	2	Top box shrink to 2x2 from 4  Top box frame rotation step I  0: Bit[0].  1: Bit[1].	
CA <sup>N</sup>	C2X2_ROT_B_DIR_S	×10	C 2x2 block rotation direction 0: Clockwise. 1: Counterclockwise, 2nd.	1.
	D2X2_ROT_B_DIR_S	0	D 2x2 block rotation direction 0: Clockwise. 1: Counterclockwise, 2nd.	n.
40h	REG102F81	7:0	Default: 0x00	Access: R/W
(102F81h)	-	7	Reserved.	
	G_V_SWAP	6	Green channel vertical swap, avoid polarity not consistent.	
	G_H_SWAP	5	Green channel horizontal swap, avoid polarity not consistent.	
	B_D_SWAP	4	Blue channel diagonal swap.	
	BOX_FR_SW	3	FRAME_CNT bit [1:0] swap for	or box rotation.



Index (Absolute)	Mnemonic	Bit	Description	·,C
	BOX4X4_FR_SW	2	FRAME_CNT bit [1:0] swap for	or box4x4 rotation.
	BOX8X8_ROT_UNIT	1	0: Rotate step under A, B, C of 1: Rotate step between A/B/O	
	BOX_FREEZE	0	Box local rotation freeze.	
41h	REG102F82	7:0	Default: 0x00	Access: R/W
(102F82h)	C2X2_ROT_G_DIR	7	C 2x2 block rotation direction 0: Clockwise. 1: Counterclockwise.	
	D2X2_ROT_G_DIR	6	D 2x2 block rotation direction 0: Clockwise. 1: Counterclockwise.	1.
	C2X2_ROT_G_DIR_S	5	C 2x2 block rotation direction 0: Clockwise. 1: Counterclockwise, 2nd.	
	D2X2_ROT_G_DIR_S	4	D 2x2 block rotation direction 0: Clockwise. 1: Counterclockwise, 2nd.	O.
	A2X2_ROT_B_DIR	3	A 2x2 block rotation direction 0: Clockwise. 1: Counterclockwise.	l.
	B2X2_ROT_B_DIR	2	<ul><li>B 2x2 block rotation direction</li><li>0: Clockwise.</li><li>1: Counterclockwise.</li></ul>	
	C2X2_ROT_B_DIR	×10	<ul><li>C 2x2 block rotation direction</li><li>O: Clockwise.</li><li>1: Counterclockwise.</li></ul>	
	D2X2_ROT_B_DIR	0	D 2x2 block rotation direction 0: Clockwise. 1: Counterclockwise.	1.
41h	REG102F83	7:0	Default: 0x00	Access: R/W
(102F83h)	A2X2_ROT_R_DIR	7	A 2x2 block rotation direction. 0: Clockwise. 1: Counterclockwise.	
	B2X2_ROT_R_DIR	6	B 2x2 block rotation direction 0: Clockwise. 1: Counterclockwise.	
	C2X2_ROT_R_DIR	5	C 2x2 block rotation direction	l.



FRC Regi	ster (Bank = 102F, Sub-	-bank	= 24)	
Index (Absolute)	Mnemonic	Bit	Description	<b>.</b> C
			0: Clockwise. 1: Counterclockwise.	
	D2X2_ROT_R_DIR	4	<ul><li>D 2x2 block rotation direction</li><li>0: Clockwise.</li><li>1: Counterclockwise.</li></ul>	cito
	C2X2_ROT_R_DIR_S	3	C 2x2 block rotation direction 0: Clockwise. 1: Counterclockwise, 2nd.	
	D2X2_ROT_R_DIR_S	2	D 2x2 block rotation direction 0: Clockwise 1: Counterclockwise, 2nd.	i.
	A2X2_ROT_G_DIR	1	A 2x2 block rotation direction 0: Clockwise. 1: Counterclockwise.	-414
	B2X2_ROT_G_DIR	6	B 2x2 block rotation direction 0: Clockwise. 1: Counterclockwise.	O,
42h	REG102F84	7:0	Default: 0x00	Access: R/W
(102F84h)	TOP_BOX_FR_SEQ2[7:0]	7:0	Top box frame 2nd 4 frame r	otation step.
42h	REG102F85	7:0	Default: 0x00	Access: R/W
(102F85h)	TOP_BOX_FR_SEQ1[7:0]	7:0	Top box frame 1st 4 frame ro	tation step.
43h	REG102F86	7:0	Default: 0x00	Access: R/W
(102F86h)	TOP_BOX_FR_SEQ4[7:0]	7:0	Top box frame 4th 4 frame ro	otation step.
43h	REG102F87	7:0	Default: 0x00	Access: R/W
(102F87h)	TOP_BOX_FR_SEQ3[7:0]	7:0	Top box frame 3rd 4 frame ro	otation step.
44h	REG102F88	7:0	Default: 0x00	Access: R/W
(102F88h)	TOP_BOX_FR_C2_SEQ34[7:0]	7:0	Top box frame 3rd/4th 4 fran	ne rotation step for codexx10.
44h	REG102F89	7:0	Default: 0x00	Access: R/W
(102F89h)	TOP_BOX_FR_C2_SEQ12[7:0]	7:0	Top box frame 1st/2nd 4 fram	ne rotation step for codexx10.
45h	REG102F8A	7:0	Default: 0x00	Access: R/W
(102F8Ah)	BOX_A_ROT_DIR	7	Location A frame counter direction of Clockwise.  1: Counterclockwise.	ection.
	BOX_B_ROT_DIR	6	Location B frame counter direction o: Clockwise.  1: Counterclockwise.	ection.



	ster (Bank = 102F, Sub			
Index (Absolute)	Mnemonic	Bit	Description	
	BOX_C_ROT_DIR	5	Location C frame counter direction.  0: Clockwise.  1: Counterclockwise.	
	BOX_D_ROT_DIR	4	Location D frame counter direction.  0: Clockwise.  1: Counterclockwise.	
	-	3:0	Reserved.	
45h	REG102F8B	7:0	Default: 0x00 Access: R/W	
(102F8Bh)	BOX8X8_ROT_00[1:0]	7:6	Box 8x8 entity 00 rotation step by reference.	
	BOX8X8_ROT_01[1:0]	5:4	Box 8x8 entity 01 rotation step by reference.	
	BOX8X8_ROT_11[1:0]	3:2	Box 8x8 entity 11 rotation step by reference.	
	BOX8X8_ROT_10[1:0]	1:0	Box 8x8 entity 10 rotation step by reference.	
46h	REG102F8C	7:0	Default: 0x00 Access: R/W	
(102F8Ch)	B_LU_00[1:0]	7:6	B 2x2 block left up entity.	
	B_RU_01[1:0]	5:4	B 2x2 block right up entity.	
	B_RD_11[1:0]	3:2	B 2x2 block right down entity.	
	B_LD_10[1:0]	1:0	B 2x2 block left down entity.	
46h	REG102F8D	7:0	Default: 0x00 Access: R/W	
(102F8Dh)	A_LU_00[1:0]	7:6	A 2x2 block left up entity.	
	A_RU_01[1:0]	5:4	A 2x2 block right up entity.	
	A_RD_11[1:0]	3:2	A 2x2 block right down entity.	
	A_LD_10[1:0]	1:0	A 2x2 block left down entity.	
47h	REG102F8E	7:0	Default: 0x00 Access: R/W	
(102F8Eh)	D_LU_00[1:0]	7:6	D 2x2 block left up entity.	
	D_RU_01[1:0]	5:4	D 2x2 block right up entity.	
	D_RD_11[1:0]	3:2	D 2x2 block right down entity.	
•	D_LD_10[1:0]	1:0	D 2x2 block left down entity.	
47h (102F8Fh)	REG102F8F	7:0	Default: 0x00 Access: R/W	
	C_LU_00[1:0]	7:6	C 2x2 block left up entity.	
	C_RU_01[1:0]	5:4	C 2x2 block right up entity.	
	C_RD_11[1:0]	3:2	C 2x2 block right down entity.	
	C_LD_10[1:0]	1:0	C 2x2 block left down entity.	
48h	REG102F90	7:0	Default: 0x00 Access: R/W	
(102F90h)	D_LU_00_S[1:0]	7:6	D 2x2 block left up entity, 2nd.	



FRC Regis	ster (Bank = 102F, Sub-	-bank	= 24)		
Index (Absolute)	Mnemonic	Bit	Description	<b>.</b> C	
	D_RU_01_S[1:0]	5:4	D 2x2 block right up entity, 2	nd.	
	D_RD_11_S[1:0]	3:2	D 2x2 block right down entity, 2nd.		
	D_LD_10_S[1:0]	1:0	D 2x2 block left down entity,	2nd.	
48h	REG102F91	7:0	Default: 0x00	Access: R/W	
(102F91h)	C_LU_00_S[1:0]	7:6	C 2x2 block left up entity, 2nd		
	C_RU_01_S[1:0]	5:4	C 2x2 block right up entity, 2	nd.	
	C_RD_11_S[1:0]	3:2	C 2x2 block right down entity	, 2nd.	
	C_LD_10_S[1:0]	1:0	C 2x2 block left down entity,	2nd.	
49h	REG102F92	7:0	Default: 0x00	Access: R/W	
(102F92h)	BOX_B_LU_00[1:0]	7:6	Location B block A LSB 2 bits	plus value.	
	BOX_B_RU_01[1:0]	5:4	Location B block B LSB 2 bits	plus value.	
	BOX_B_RD_11[1:0]	3:2	Location B block C LSB 2 bits	plus value.	
	BOX_B_LD_10[1:0]	1:0	Location B block D LSB 2 bits	plus value.	
49h	REG102F93	7:0	Default: 0x00	Access: R/W	
(102F93h)	BOX_A_LU_00[1:0]	7:6	Location A block A LSB 2 bits	plus value.	
	BOX_A_RU_01[1:0]	5:4	Location A block B LSB 2 bits	plus value.	
	BOX_A_RD_11[1:0]	3:2	Location A block C LSB 2 bits	plus value.	
	BOX_A_LD_10[1:0]	1:0	Location A block D LSB 2 bits	plus value.	
4Ah	REG102F94	7:0	Default: 0x00	Access: R/W	
(102F94h)	BOX_D_LU_00[1:0]	7:6	Location D block A LSB 2 bits	plus value.	
	BOX_D_RU_01[1:0]	5:4	Location D block B LSB 2 bits	plus value.	
	BOX_D_RD_11[1:0]	3:2	Location D block C LSB 2 bits	plus value.	
	BOX_D_LD_10[1:0]	1:0	Location D block D LSB 2 bits	plus value.	
4Ah	REG102F95	7:0	Default: 0x00	Access: R/W	
(102F95h)	BOX_C_LU_00[1:0] 7:6 Location C block A LSB 2 bits plus value.		plus value.		
	BOX_C_RU_01[1:0]	Location C block B LSB 2 bits	plus value.		
	BOX_C_RD_11[1:0]	3:2	Location C block C LSB 2 bits	plus value.	
	BOX_C_LD_10[1:0]	1:0	Location C block D LSB 2 bits	plus value.	



### XVYCC Register (Bank = 102F, Sub-bank = 25)

XVYCC Re	XVYCC Register (Bank = 102F, Sub-bank = 25)				
Index (Absolute)	Mnemonic	Bit	Description		
01h	REG102F02	7:0	Default: 0x00	Access: R/W	
(102F02h)	-	7	Reserved.	X	
	POST_MAIN_NOISE_ROUND_EN	6	Main window post noise	rounding enable.	
	POST_MAIN_CON_EN	5	Main window post contrast enable.		
	POST_MAIN_BRI_EN	4	Main window post bright	ness enable.	
	-	3:0	Reserved.		
01h	REG102F03	7:0	Default: 0x00	Access: R/W	
(102F03h)	MAIN_RGB_COMPRESS_SEE_ SAT_EN	7	Main window RGB compr	ress by saturation enable.	
	-	6:3	Reserved.		
	XV_YCC_MAIN_RGB_COMPRESS_ DITHER_EN	2	Main window RGB compr	ress dither bit enable.	
	XV_YCC_MAIN_RGB_COMPRESS _EN	1	Main window RGB compress enable.		
	X.O.	0	Reserved.		
11h	REG102F22	7:0	Default: 0x00	Access: R/W	
(102F22h)		٨	Reserved.		
	POST_SUB_NOISE_ROUND_EN	6	Sub window post noise r	ounding enable.	
	POST_SUB_CON_EN	5	Sub window post contrast enable.		
	POST_SUB_BRI_EN	4	Sub window post brightness enable.		
	<b>(</b> )	3:0	Reserved.		
11h	REG102F23	7:0	Default: 0x00	Access: R/W	
(102F23h)	SUB_RGB_COMPRESS_SEE_ SAT_EN	7	Sub window RGB compre	ess by saturation enable.	
	-	6:3	Reserved.		
	XV_YCC_SUB_RGB_COMPRESS_ DITHER_EN	2	Sub window RGB compre	ess dither bit enable.	
	XV_YCC_SUB_RGB_COMPRESS_EN	1	Sub window RGB compre	ess function enable.	
	-	0	Reserved.		
21h	REG102F42	7:0	Default: 0x00	Access: R/W	
(102F42h)	POST_MAIN_R_BRI_OFFSET[7:0]	7:0	Main window post R char	nnel offset.	
21h	REG102F43	7:0	Default: 0x00	Access: R/W	
(102F43h)	-	7:3	Reserved.	•	



XVYCC Register (Bank = 102F, Sub-bank = 25)				
Index (Absolute)	Mnemonic	Bit	Description	<b>\C</b>
	POST_MAIN_R_BRI_OFFSET[10:8]	2:0	See description of '102F4	2h'.
22h	REG102F44	7:0	Default: 0x00	Access: R/W
(102F44h)	POST_MAIN_G_BRI_OFFSET[7:0]	7:0	Main window post G char	nnel offset.
22h	REG102F45	7:0	Default: 0x00	Access: R/W
(102F45h)	-	7:3	Reserved.	2
	POST_MAIN_G_BRI_OFFSET[10:8]	2:0	See description of '102F4	4h'.
23h	REG102F46	7:0	Default: 0x00	Access: R/W
(102F46h)	POST_MAIN_B_BRI_OFFSET[7:0]	7:0	Main window post B chan	nel offset.
23h	REG102F47	7:0	Default: 0x00	Access: R/W
(102F47h)	-	7:3	Reserved.	
	POST_MAIN_B_BRI_OFFSET[10:8]	2:0	See description of '102F4	6h'.
24h	REG102F48	7:0	Default: 0x00	Access: R/W
(102F48h)	POST_MAIN_R_CON_GAIN[7:0]	7:0	Main window post R chan	nel gain.
24h	REG102F49	7:0	Default: 0x00	Access: R/W
(102F49h)	- (())	7:4	Reserved.	
	POST_MAIN_R_CON_GAIN[11:8]	3:0	See description of '102F4	8h'.
25h	REG102F4A	7:0	Default: 0x00	Access: R/W
(102F4Ah)	POST_MAIN_G_CON_GAIN[7:0]	7:0	Main window post G char	nnel gain.
25h	REG102F4B	7:0	Default: 0x00	Access: R/W
(102F4Bh)	. (2)	7:4	Reserved.	
	POST_MAIN_G_CON_GAIN[11:8]	3:0	See description of '102F4	Ah'.
26h	REG102F4C	7:0	Default: 0x00	Access: R/W
(102F4Ch)	POST_MAIN_B_CON_GAIN[7:0]	7:0	Main window post B chan	nel gain.
26h	REG102F4D	7:0	Default: 0x00	Access: R/W
(102F4Dh)	-	7:4	Reserved.	
	POST_MAIN_B_CON_GAIN[11:8]	3:0	See description of '102F4	Ch'.
27h	REG102F4E	7:0	Default: 0x00	Access: R/W
(102F4Eh)	POST_SUB_R_BRI_OFFSET[7:0]	7:0	Sub window post R chann	nel offset.
27h	REG102F4F	7:0	Default: 0x00	Access: R/W
(102F4Fh)	-	7:3	Reserved.	
	POST_SUB_R_BRI_OFFSET[10:8]	2:0	See description of '102F4	Eh'.
28h	REG102F50	7:0	Default: 0x00	Access: R/W
(102F50h)	POST_SUB_G_BRI_OFFSET[7:0]	7:0	Sub window post G chann	nel offset.



XVYCC Re	egister (Bank = 102F, Sub-l	oank =	= 25)	
Index (Absolute)	Mnemonic	Bit	Description	<b>\C</b>
28h	REG102F51	7:0	Default: 0x00	Access: R/W
(102F51h)	-	7:3	Reserved.	
	POST_SUB_G_BRI_OFFSET[10:8]	2:0	See description of '102F5	50h'.
29h	REG102F52	7:0	Default: 0x00	Access: R/W
(102F52h)	POST_SUB_B_BRI_OFFSET[7:0]	7:0	Sub window post B chan	nel offset.
29h	REG102F53	7:0	Default: 0x00	Access: R/W
(102F53h)	-	7:3	Reserved.	
	POST_SUB_B_BRI_OFFSET[10:8]	2:0	See description of '102F5	52h'.
2Ah	REG102F54	7:0	Default: 0x00	Access: R/W
(102F54h)	POST_SUB_R_CON_GAIN[7:0]	7:0	Sub window post R chan	nel gain.
2Ah	REG102F55	7:0	Default: 0x00	Access: R/W
(102F55h)		7:4	Reserved.	
	POST_SUB_R_CON_GAIN[11:8]	3:0	See description of '102F	54h'.
2Bh	REG102F56	7:0	Default: 0x00	Access: R/W
(102F56h)	POST_SUB_G_CON_GAIN[7:0]	7:0	Sub window post G channel gain.	
2Bh	REG102F57	7:0	Default: 0x00	Access: R/W
(102F57h)	13 10	7:4	Reserved.	
	POST_SUB_G_CON_GAIN[11:8]	3:0	See description of '102F5	66h'.
2Ch	REG102F58	7:0	Default: 0x00	Access: R/W
(102F58h)	POST_SUB_B_CON_GAIN[7:0]	7:0	Sub window post B chan	nel gain.
2Ch	REG102F59	7:0	Default: 0x00	Access: R/W
(102F59h)	-0	7:4	Reserved.	
	POST_SUB_B_CON_GAIN[11:8]	3:0	See description of '102F5	58h'.
2Dh	REG102F5A	7:0	Default: 0x00	Access: R/W
(102F5Ah)	GAIN1_TH[7:0]	7:0	HBC gain1 threshold.	T
2Dh	REG102F5B	7:0	Default: 0x00	Access: R/W
(102F5Bh)	-	7:1	Reserved.	
	GAMMA_OD_PIPE_SEL	0	Gamma and OD pipe sele 0: Gamma before OD.	ect.
			1: Gamma after OD.	
2Eh	REG102F5C	7:0	Default: 0x00	Access: R/W
(102F5Ch)	DUMMY0[7:0]	7:0	Dummy register.	
2Eh	REG102F5D	7:0	Default: 0x00	Access: R/W



Index	Mnemonic	Bit	Description	
(Absolute)	Witernorne	Dit	Description	
(102F5Dh)	DUMMY0[15:8]	7:0	See description of '102F5Ch'.	
2Fh	REG102F5E	7:0	Default: 0x00 Access: R/W	
(102F5Eh)	DUMMY1[7:0]	7:0	Dummy register.	
2Fh	REG102F5F	7:0	Default: 0x00 Access: R/W	
(102F5Fh)	DUMMY1[15:8]	7:0	See description of '102F5Eh'.	
30h	REG102F60	7:0	Default: 0x00 Access: R/W	
(102F60h)	-	7:5	Reserved.	
	PAT_SWITCH	4	Initial pattern switch for pixel or dot pattern.	
	AUTO_FIT_EN	3	Enable auto fit window size.	
	SW_FREEZE_IDX	2	Software freeze pattern enable.	
	AUTO_IDX_EN	1	Auto run pattern enable.	
	PG_EN	0	Pattern generate enable.	
30h	REG102F61	7:0	Default: 0x00 Access: R/W	
(102F61h)		7:4	Reserved.	
	PAT_DELTA[3:0]	3:0	Pattern increase delta value.	
31h	REG102F62	7:0	Default: 0x00 Access: R/W	
(102F62h)	10 'VO	7:5	Reserved.	
	SW_SET_IDX[4:0]	4:0	Software set pattern idx.	
31h	REG102F63	7:0	Default: 0x00 Access: R/W	
(102F63h)	PAT_PERIOD[7:0]	7:0	Per pattern period, unit is frame.	
32h	REG102F64	7:0	Default: 0xFF Access: R/W	
(102F64h)	PAT_R[7:0]	7:0	R fix color.	
32h	REG102F65	7:0	Default: 0x03 Access: R/W	
(102F65h)	-	7:2	Reserved.	
	PAT_R[9:8]	1:0	See description of '102F64h'.	
33h	REG102F66	7:0	Default: 0xFF Access: R/W	
(102F66h)	PAT_G[7:0]	7:0	G fix color.	
33h	REG102F67	7:0	Default: 0x03 Access: R/W	
(102F67h)	-	7:2	Reserved.	
	PAT_G[9:8]	1:0	See description of '102F66h'.	
34h	REG102F68	7:0	Default: 0xFF Access: R/W	
(102F68h)	PAT_B[7:0]	7:0	B fix color.	
		1		



XVYCC Re	egister (Bank = 102F, Sub-l	oank =	= 25)
Index (Absolute)	Mnemonic	Bit	Description
(102F69h)	-	7:2	Reserved.
	PAT_B[9:8]	1:0	See description of '102F68h'.
40h	REG102F80	7:0	Default: 0x00 Access: R/W
(102F80h)	-	7	Reserved
	MAIN_R_BLACK_START[6:0]	6:0	Main window R channel black start.
40h	REG102F81	7:0	Default: 0x80 Access: R/W
(102F81h)	MAIN_R_BLACK_SLOP[7:0]	7:0	Main window R channel black slope.
41h	REG102F82	7:0	Default: 0x00 Access: R/W
(102F82h)	-	7	Reserved.
	MAIN_R_WHITE_START[6:0]	6:0	Main window R channel white start.
41h	REG102F83	7:0	Default: 0x80 Access: R/W
(102F83h)	MAIN_R_WHITE_SLOP[7:0]	7:0	Main window R channel white slope.
42h	REG102F84	7:0	Default: 0x00 Access: R/W
(102F84h)		7	Reserved.
	SUB_R_BLACK_START[6:0]	6:0	Sub window R channel black start.
42h	REG102F85	7:0	Default: 0x80 Access: R/W
(102F85h)	SUB_R_BLACK_SLOP[7:0]	7:0	Sub window R channel black slope.
43h	REG102F86	7:0	Default: 0x00 Access: R/W
(102F86h)		7	Reserved.
	SUB_R_WHITE_START[6:0]	6:0	Sub window R channel white start.
43h	REG102F87	7:0	Default: 0x80 Access: R/W
(102F87h)	SUB_R_WHITE_SLOP[7:0]	7:0	Sub window R channel white slope.
44h	REG102F88	7:0	Default: 0x00 Access: R/W
(102F88h)	-	7	Reserved.
	MAIN_B_BLACK_START[6:0]	6:0	Main window B channel black start.
44h	REG102F89	7:0	Default: 0x80 Access: R/W
(102F89h)	MAIN_B_BLACK_SLOP[7:0]	7:0	Main window B channel black slope.
45h	REG102F8A	7:0	Default: 0x00 Access: R/W
(102F8Ah)	-	7	Reserved.
	MAIN_B_WHITE_START[6:0]	6:0	Main window B channel white start.
45h	REG102F8B	7:0	Default: 0x80 Access: R/W
(102F8Bh)	MAIN_B_WHITE_SLOP[7:0]	7:0	Main window B channel white slope.
46h	REG102F8C	7:0	Default: 0x00 Access: R/W



Index (Absolute)	Mnemonic	Bit	Description	
(102F8Ch)	-	7	Reserved.	
	SUB_B_BLACK_START[6:0]	6:0	Sub window B channel black start.	
46h	REG102F8D	7:0	Default: 0x80 Access: R/W	
(102F8Dh)	SUB_B_BLACK_SLOP[7:0]	7:0	Sub window B channel black slope.	
47h	REG102F8E	7:0	Default: 0x00 Access: R/W	
(102F8Eh)	-	7	Reserved.	
	SUB_B_WHITE_START[6:0]	6:0	Sub window B channel white start.	
47h	REG102F8F	7:0	Default: 0x80 Access: R/W	
(102F8Fh)	SUB_B_WHITE_SLOP[7:0]	7:0	Sub window B channel white slope.	
48h	REG102F90	7:0	Default: 0x00 Access: R/W	
(102F90h)	MAIN_RGB_COMPRESS_SAT_	7:0	Main window RGB compress by saturation threshold:	
	THRD[7:0]		10 bit precision.	
48h	REG102F91	7:0	Default: 0x00 Access: R/W	
	MAIN_RGB_COMPRESS_START_ SLOP[3:0]	7:4	Main window RGB compress by saturation start point slope.	
	. X'O'	3:2	Reserved.	
	MAIN_RGB_COMPRESS_SAT_ THRD[9:8]	1:0	See description of '102F90h'.	
49h	REG102F92	7:0	Default: 0x00 Access: R/W	
(102F92h)	SUB_RGB_COMPRESS_SAT_ THRD[7:0]	7:0	Sub window RGB compress by saturation threshold.	
49h	REG102F93	7:0	Default: 0x00 Access: R/W	
(102F93h)	SUB_RGB_COMPRESS_START_ SLOP[3:0]	7:4	Sub window RGB compress by saturation start point slop.	
	-	3:2	Reserved.	
	SUB_RGB_COMPRESS_SAT_ THRD[9:8]	1:0	See description of '102F92h'.	
4Ah	REG102F94	7:0	Default: 0x00 Access: R/W	
(102F94h)	-	7:3	Reserved.	
	MAIN_RGB_COMPRESS_PRMCLR_ MN_LIM_EN	2	Main window RGB compress by RGB primary color minimum value limit enable.	
	MAIN_RGB_COMPRESS_PRMCLR_ MX_LIM_EN	1	Main window RGB compress by RGB primary color maximum value limit enable.	
	IVIXLIIVILIV		Main window RGB compress by RGB primary color	



XVYCC Re	egister (Bank = 102F, Sub-l	bank =	= 25)	
Index (Absolute)	Mnemonic	Bit	Description	·,C
	PRMCLR_EN		enable.	
4Ah	REG102F95	7:0	Default: 0x00	Access: R/W
(102F95h)	-	7:4	Reserved.	<b>V</b> (0
	MAIN_RGB_COMPRESS_PRMCLR_ START_SLOP[3:0]	3:0	Main window RGB compr start point slope.	ress by RGB primary color
4Bh	REG102F96	7:0	Default: 0x00	Access: R/W
(102F96h)	MAIN_RGB_COMPRESS_PRMCLR_ THRD[7:0]	7:0	Main window RGB compr threshold: 13 bit precisio	ess by RGB primary color n.
4Bh	REG102F97	7:0	Default: 0x00	Access: R/W
(102F97h)	-	7:5	Reserved.	
	MAIN_RGB_COMPRESS_PRMCLR_ THRD[12:8]	4:0	See description of '102F9	P6h'.
4Ch	REG102F98	7:0	Default: 0x00	Access: R/W
(102F98h)	$\cdot$ , $\vee$ $\circ$	7:3	Reserved.	
	SUB_RGB_COMPRESS_PRMCLR_ MN_LIM_EN	2	Sub window RGB compress by RGB primary color minimum value limit enable.	
	SUB_RGB_COMPRESS_PRMCLR_ MX_LIM_EN	<b>b</b>	Sub window RGB compre maximum value limit ena	
	SUB_RGB_COMPRESS_SEE_ PRMCLR_EN	0	Sub window RGB compreenable.	ess by RGB primary color
4Ch	REG102F99	7:0	Default: 0x00	Access: R/W
(102F99h)		7:4	Reserved.	
	SUB_RGB_COMPRESS_PRMCLR_ START_SLOP[3:0]	3:0	Sub window RGB compressions start point slope.	ess by RGB primary color
4Dh	REG102F9A	7:0	Default: 0x00	Access: R/W
(102F9Ah)	SUB_RGB_COMPRESS_PRMCLR _THRD[7:0]	7:0	Sub window RGB compress by RGB primary color threshold: 13 bit precision.	
4Dh	REG102F9B	7:0	Default: 0x00	Access: R/W
(102F9Bh)	-	7:5	Reserved.	
	SUB_RGB_COMPRESS_PRMCLR _THRD[12:8]	4:0	See description of '102F9	PAh'.
50h	REG102FA0	7:0	Default: 0x00	Access: R/W
(102FA0h)	OSD_WIN0_X0[7:0]	7:0	OSD window0 x0 position	٦.
50h	REG102FA1	7:0	Default: 0x00	Access: R/W



XVYCC Re	egister (Bank = 102F, Sub-l	oank =	= 25)	
Index (Absolute)	Mnemonic	Bit	Description	
(102FA1h)	-	7:4	Reserved.	
	OSD_WIN0_X0[11:8]	3:0	See description of '102FA	N0h'.
51h	REG102FA2	7:0	Default: 0x00	Access: R/W
(102FA2h)	OSD_WIN0_X1[7:0]	7:0	OSD window0 x1 position	ղ.
51h	REG102FA3	7:0	Default: 0x00	Access: R/W
(102FA3h)	-	7:4	Reserved.	
	OSD_WIN0_X1[11:8]	3:0	See description of '102FA	\2h'.
52h	REG102FA4	7:0	Default: 0x00	Access: R/W
(102FA4h)	OSD_WIN0_Y0[7:0]	7:0	OSD window0 y0 position	٦.
52h	REG102FA5	7:0	Default: 0x00	Access: R/W
(102FA5h)	-	7:4	Reserved.	
	OSD_WIN0_Y0[11:8]	3:0	See description of '102FA4h'.	
53h	REG102FA6	7:0	Default: 0x00	Access: R/W
	OSD_WIN0_Y1[7:0]	7:0	OSD window0 y1 position	1.
53h	REG102FA7	7:0	Default: 0x00	Access: R/W
(102FA7h)		7:4	Reserved.	
	OSD_WIN0_Y1[11:8]	3:0	See description of 102FA	\6h'.
54h	REG102FA8	7:0	Default: 0x00	Access: R/W
(102FA8h)	OSD_WIN1_X0[7:0]	7:0	OSD window1 x0 position	٦.
54h	REG102FA9	7:0	Default: 0x00	Access: R/W
(102FA9h)		7:4	Reserved.	
	OSD_WIN1_X0[11:8]	3:0	See description of '102FA	\8h'.
55h	REG102FAA	7:0	Default: 0x00	Access: R/W
(102FAAh)	OSD_WIN1_X1[7:0]	7:0	OSD window1 x1 position	٦.
55h	REG102FAB	7:0	Default: 0x00	Access: R/W
(102FABh)	-	7:4	Reserved.	
	OSD_WIN1_X1[11:8]	3:0	See description of '102FA	AAh'.
56h	REG102FAC	7:0	Default: 0x00	Access: R/W
(102FACh)	OSD_WIN1_Y0[7:0]	7:0	OSD window1 y0 position	٦.
56h	REG102FAD	7:0	Default: 0x00	Access: R/W
(102FADh	-	7:4	Reserved.	
)	OSD_WIN1_Y0[11:8]	3:0	See description of '102FA	ACh'.
57h	REG102FAE	7:0	Default: 0x00	Access: R/W



XVYCC Register (Bank = 102F, Sub-bank = 25)				
Index (Absolute)	Mnemonic	Bit	Description	·.C
(102FAEh)	OSD_WIN1_Y1[7:0]	7:0	OSD window1 y1 position	n.
57h	REG102FAF	7:0	Default: 0x00	Access: R/W
(102FAFh)	-	7:4	Reserved.	
	OSD_WIN1_Y1[11:8]	3:0	See description of '102FA	AEh'.
58h	REG102FB0	7:0	Default: 0x00	Access: R/W
(102FB0h)	OSD_WIN2_X0[7:0]	7:0	OSD window2 x0 position	
58h	REG102FB1	7:0	Default: 0x00	Access: R/W
(102FB1h)	-	7:4	Reserved.	
	OSD_WIN2_X0[11:8]	3:0	See description of '102FE	30h'.
59h	REG102FB2	7:0	Default: 0x00	Access: R/W
(102FB2h)	OSD_WIN2_X1[7:0]	7:0	OSD window2 x1 position	n.
59h	REG102FB3	7:0	Default: 0x00	Access: R/W
(102FB3h)	-	7:4	Reserved.	
	OSD_WIN2_X1[11:8] 3:0		See description of '102FE	32h'.
5Ah	REG102FB4	7:0	Default: 0x00	Access: R/W
(102FB4h)	OSD_WIN2_Y0[7:0]	7:0	OSD window2 y0 position	n.
5Ah	REG102FB5	7:0	Default: 0x00	Access: R/W
(102FB5h)	7, 1/, (	7:4	Reserved.	
	OSD_WIN2_Y0[11:8]	3:0	See description of '102FE	34h'.
5Bh	REG102FB6	7:0	Default: 0x00	Access: R/W
(102FB6h)	OSD_WIN2_Y1[7:0]	7:0	OSD window2 y1 position	n.
5Bh	REG102FB7	7:0	Default: 0x00	Access: R/W
(102FB7h)	<b>)</b>	7:4	Reserved.	
	OSD_WIN2_Y1[11:8]	3:0	See description of '102FE	36h'.
5Ch	REG102FB8	7:0	Default: 0x00	Access: R/W
(102FB8h)	OSD_WIN3_X0[7:0]	7:0	OSD window3 x0 position	n.
5Ch	REG102FB9	7:0	Default: 0x00	Access: R/W
(102FB9h)	-	7:4	Reserved.	
	OSD_WIN3_X0[11:8]	3:0	See description of '102FE	38h'.
5Dh	REG102FBA	7:0	Default: 0x00	Access: R/W
(102FBAh)	OSD_WIN3_X1[7:0]	7:0	OSD window3 x1 position	n.
5Dh	REG102FBB	7:0	Default: 0x00	Access: R/W
(102FBBh)	-	7:4	Reserved.	



XVYCC Register (Bank = 102F, Sub-bank = 25)				
Index (Absolute)	Mnemonic	Bit	Description	
	OSD_WIN3_X1[11:8]	3:0	See description of '102FBAh'.	
5Eh	REG102FBC	7:0	Default: 0x00 Access: R/W	
(102FBCh)	OSD_WIN3_Y0[7:0]	7:0	OSD window3 y0 position.	
5Eh	REG102FBD	7:0	Default: 0x00 Access: R/W	
(102FBDh	-	7:4	Reserved.	
)	OSD_WIN3_Y0[11:8]	3:0	See description of '102FBCh'.	
5Fh	REG102FBE	7:0	Default: 0x00 Access: R/W	
(102FBEh)	OSD_WIN3_Y1[7:0]	7:0	OSD window3 y1 position.	
5Fh	REG102FBF	7:0	Default: 0x00 Access: R/W	
(102FBFh)	-	7:4	Reserved.	
	OSD_WIN3_Y1[11:8]	3:0	See description of '102FBEh'.	
60h	REG102FC0	7:0	Default: 0x00 Access: R/W	
(102FC0h)	OSD_WIN4_X0[7:0]	7:0	OSD window4 x0 position.	
60h	REG102FC1	7:0	Default: 0x00 Access: R/W	
(102FC1h)	- (())	7:4	Reserved.	
	OSD_WIN4_X0[11:8]	3:0	See description of '102FC0h'.	
61h	REG102FC2	7:0	Default: 0x00 Access: R/W	
(102FC2h)	OSD_WIN4_X1[7:0]	7:0	OSD window4 x1 position.	
61h	REG102FC3	7:0	Default: 0x00 Access: R/W	
(102FC3h)		7:4	Reserved.	
	OSD_WIN4_X1[11:8]	3:0	See description of '102FC2h'.	
62h	REG102FC4	7:0	Default: 0x00 Access: R/W	
(102FC4h)	OSD_WIN4_Y0[7:0]	7:0	OSD window4 y0 position.	
62h	REG102FC5	7:0	Default: 0x00 Access: R/W	
(102FC5h)	-	7:4	Reserved.	
	OSD_WIN4_Y0[11:8]	3:0	See description of '102FC4h'.	
63h	REG102FC6	7:0	Default: 0x00 Access: R/W	
(102FC6h)	OSD_WIN4_Y1[7:0]	7:0	OSD window4 y1 position.	
63h	REG102FC7	7:0	Default: 0x00 Access: R/W	
(102FC7h)	-	7:4	Reserved.	
	OSD_WIN4_Y1[11:8]	3:0	See description of '102FC6h'.	
64h	REG102FC8	7:0	Default: 0x00 Access: R/W	
(102FC8h)	LENGTH[7:0]	7:0	LVDS VBI Tx data length.	



XVYCC Re	XVYCC Register (Bank = 102F, Sub-bank = 25)					
Index (Absolute)	Mnemonic	Bit	Description	·,C		
64h	REG102FC9	7:0	Default: 0x00	Access: R/W		
(102FC9h)	-	7:2	Reserved.			
	LENGTH[9:8]	1:0	See description of '102F0	C8h'.		
65h	REG102FCA	7:0	Default: 0x00	Access: R/W		
(102FCAh)	WAIT_CNT[7:0]	7:0	LVDS VBI Tx wait cycle.			
66h	REG102FCC	7:0	Default: 0x00	Access: R/W		
(102FCCh)	TYPE[7:0]	7:0	LVDS VBI Tx type.			
66h	REG102FCD	7:0	Default: 0x00	Access: R/W		
(102FCDh)	-	7:2	Reserved.			
	TYPE[9:8]	1:0	See description of '102FO	CCh'.		
67h	REG102FCE	7:0	Default: 0x00	Access: R/W		
(102FCEh)	HEADER_PW[7:0]	7:0	LVDS VBI header password.			
67h	REG102FCF	7:0	Default: 0x00	Access: R/W		
(102FCFh)		7:2	Reserved.			
	HEADER_PW[9:8]	1:0	See description of '102FO	CEh'.		
68h	REG102FD0	7:0	Default: 0x00	Access: R/W		
(102FD0h)	V2 'VO '	7:5	Reserved.			
	OSD_WIN_VALID[4:0]	4:0	OSD window valid bit.			
68h	REG102FD1	7:0	Default: 0x00	Access: R/W		
(102FD1h)	VBI_FIRE	7	LVDS VBI fire.			
		6:1	Reserved.			
	LVDS_ VBI_EN	0	LVDS VBI Tx enable.			

# DMS Register (Bank = 102F, Sub-bank = 26)

DMS Register (Bank = 102F, Sub-bank = 26)					
Index (Absolute)	Mnemonic	Bit	Description		
10h	REG102F20	7:0	Default: 0x00	Access: R/W	
(102F20h)	<b>2F20h)</b> _ 7:2 Reserved.				
	DMS_ALPHA_LPF_EN_F2	1	Alpha low pass filter enable	F2.	
	DMS_EN_F2	0	Mosquito noise reduction enable F2.		
10h	REG102F21	7:0	Default: 0x00	Access: R/W	
(102F21h)	-	7:5	Reserved.		



DMS Regis	DMS Register (Bank = 102F, Sub-bank = 26)					
Index (Absolute)	Mnemonic	Bit	Description	<b>,</b> C		
	DMS_STRENGTH_F2[4:0]	4:0	Mosquito noise reduction st	rength F2.		
11h	REG102F22	7:0	Default: 0x00	Access: R/W		
(102F22h)	STD_LOW_THRD_HOR_F2[7: 0]	7:0	Horizontal std low threshold	l F2.		
12h	REG102F24	7:0	Default: 0x00	Access: R/W		
(102F24h)	STD_LOW_THRD_CEN_F2[7: 0]	7:0	Center std low threshold F2			
20H ~ 2FH	-	7:0	DEFAULT: -	ACCESS: -		
(102F40H ~ 102F5FH)	-		Reserved.			

## SPIKE\_NR Register (Bank = 102F, Sub-bank = 26)

SPIKE_N	R Register (Bank = 102F,	Sub-	bank = 26)	
Index (Absolute)	Mnemonic	Bit	Description	O,
50h	REG102FA0	7:0	Default: 0x04	Access: R/W
(102FA0h)	450	7:4	Reserved.	
	SPIKE_NR_MR_EN	3	Spike NR motion ratio enab	le.
		2	Reserved.	
	V_C_LPF_EN_F2	1	Vertical C Low Pass Filter E	nable F2.
	SPIKE_NR_EN_F2	0	Spike NR Enable F2.	
50h	REG102FA1	7:0	Default: 0x00	Access: R/W
(102FA1h)	X X	7:4	Reserved.	
	SPIKE_NR_COEF[3:0]	3:0	Spike NR Coefficient.	
51h	REG102FA3	7:0	Default: 0x00	Access: R/W
(102FA3h)	-	7:5	Reserved.	
<u> </u>	P_THRD_1[4:0]	4:0	Spike NR P threshold 1.	
52h	REG102FA4	7:0	Default: 0x00	Access: R/W
(102FA4h)	P_THRD_2[7:0]	7:0	Spike NR P threshold 2.	
52h	REG102FA5	7:0	Default: 0x00	Access: R/W
(102FA5h)	P_THRD_3[7:0]	7:0	Spike NR P threshold 3.	
53h	REG102FA6	7:0	Default: 0x00	Access: R/W
(102FA6h)	-	7	Reserved.	



SPIKE_N	R Register (Bank = 102F,	Sub-	bank = 26)	
Index (Absolute)	Mnemonic	Bit	Description	<b>.</b> C
	D_31_STEP[2:0]	6:4	Spike NR D31 Step.	
	-	3	Reserved.	
	D_11_21_STEP[2:0]	2:0	Spike NR D11_21 Step.	**(0
53h	REG102FA7	7:0	Default: 0x00	Access: R/W
(102FA7h)	-	7:3	Reserved.	
	YP_22_STEP[2:0]	2:0	Spike NR YP22 Step.	
54h	REG102FA8	7:0	Default: 0x00	Access: R/W
(102FA8h)	-	7:1	Reserved.	
	SPK_MR_LPF_EN_F2	0	Spike NR motion ratio low p	oass filter enable F2 (LPF is
			3x3 mask).	•
55h	REG102FAA	7:0	Default: 0x10	Access: R/W
(102FAAh)	SPIKE_NR_MOTION_LUT_0[7:0]	7:0	Spike NR motion ratio look-	up-table 0.
55h	REG102FAB	7:0	Default: 0x32	Access: R/W
(102FABh)	SPIKE_NR_MOTION_LUT_1[7:0]	7:0	Spike NR motion ratio look-	up-table 1.
56h	REG102FAC	7:0	Default: 0x54	Access: R/W
(102FACh)	SPIKE_NR_MOTION_LUT_2[7:0]	7:0	Spike NR motion ratio look-	up-table 2.
56h	REG102FAD	7:0	Default: 0x76	Access: R/W
(102FADh)	SPIKE_NR_MOTION_LUT_3[7:0]	7:0	Spike NR motion ratio look-	up-table 3.
57h	REG102FAE	7:0	Default: 0x98	Access: R/W
(102FAEh)	SPIKE_NR_MOTION_LUT_4[7:0]	7:0	Spike NR motion ratio look-	up-table 4.
57h	REG102FAF	7:0	Default: 0xBA	Access: R/W
(102FAFh)	SPIKE_NR_MOTION_LUT_5[7:0]	7:0	Spike NR motion ratio look-	up-table 5.
58h	REG102FB0	7:0	Default: 0xDC	Access: R/W
(102FB0h)	SPIKE_NR_MOTION_LUT_6[7:0]	7:0	Spike NR motion ratio look-	up-table 6.
58h	REG102FB1	7:0	Default: 0xFE	Access: R/W
(102FB1h)	SPIKE_NR_MOTION_LUT_7[7:0]	7:0	Spike NR motion ratio look-	up-table 7.

### ACE2 Register (Bank = 102F, Sub-bank = 27)

ACE2 Register (Bank = 102F, Sub-bank = 27)						
Index (Absolute)	Mnemonic	Bit	Description			
20h	REG102F40	7:0	Default: 0x00	Access: R/W		
(102F40h)	-	7:6				



ACE2 Reg	ister (Bank = 102F, Sub-	bank	= 27)
Index (Absolute)	Mnemonic	Bit	Description
	SUB_CTI_MEDIAN_EN	5	Sub window CTI median enable.
	SUB_CTI_EN	4	Sub window CTI enable.
	-	3:2	Reserved.
	MAIN_CTI_MEDIAN_EN	1	Main window CTI median enable.
	MAIN_CTI_EN	0	Main window CTI enable.
21h	REG102F42	7:0	Default: 0x00 Access: R/W
(102F42h)	-	7:6	Reserved.
	MAIN_CTI_STEP[1:0]	5:4	Main window CTI step.
	-	3	Reserved.
	MAIN_CTI_LPF_COEF[2:0]	2:0	Main window CTI low pass filter coefficient.
21h	REG102F43	7:0	Default: 0x00 Access: R/W
(102F43h)	-	7:4	Reserved.
	MAIN_CTI_CORING_THRD[3:0]	3:0	Main window CTI coring threshold.
22h	REG102F44	7:0	Default: 0x00 Access: R/W
(102F44h)	-	7:6	Reserved.
	MAIN_CTI_BAND_COEF[5:0]	5:0	Main window CTI band pass filter coefficient.
23h	REG102F46	7:0	Default: 0x00 Access: R/W
(102F46h)		7:6	Reserved.
	SUB_CTI_STEP[1:0]	5:4	Sub window CTI step.
	- 0	3	Reserved.
	SUB_CTI_LPF_COEF[2:0]	2:0	Sub window CTI low pass filter enable.
23h	REG102F47	7:0	Default: 0x00 Access: R/W
(102F47h)		7:4	Reserved.
	SUB_CTI_CORING_THRD[3:0]	3:0	Sub window CTI coring threshold.
24h	REG102F48	7:0	Default: 0x00 Access: R/W
(102F48h)	-	7:6	Reserved.
	SUB_CTI_BAND_COEF[5:0]	5:0	Sub window CTI band pass filter coefficient.
25h	REG102F4A	7:0	Default: 0x00 Access: R/W
(102F4Ah)	MAIN_CTI_GRAY_THRD[7:0]	7:0	Main window CTI gray patch threshold step.
25h	REG102F4B	7:0	Default: 0x00 Access: R/W
(102F4Bh)	-	7:3	Reserved.
	MAIN_CTI_GRAY_STEP[2:0]	2:0	Main window CTI gray patch step.
26h	REG102F4C	7:0	Default: 0x00 Access: R/W
(102F4Ch)	SUB_CTI_GRAY_THRD[7:0]	7:0	Sub window CTI gray patch threshold step.



ACE2 Regi	ister (Bank = 102F, Sub-	bank	= 27)	
Index (Absolute)	Mnemonic	Bit	Description	<b>.</b> C
26h	REG102F4D	7:0	Default: 0x00	Access: R/W
(102F4Dh)	-	7:3	Reserved.	
	SUB_CTI_GRAY_STEP[2:0]	2:0	Sub window CTI gray patch	n step.
28h	REG102F50	7:0	Default: 0x88	Access: R/W
(102F50h)	MAIN_G_STRENGTH[3:0]	7:4	Main window color adaptive	e for peaking of G.
	MAIN_R_STRENGTH[3:0]	3:0	Main window color adaptive	e for peaking of R.
28h	REG102F51	7:0	Default: 0x88	Access: R/W
(102F51h)	MAIN_C_STRENGTH[3:0]	7:4	Main window color adaptive	e for peaking of C.
	MAIN_B_STRENGTH[3:0]	3:0	Main window color adaptive	e for peaking of B.
29h	REG102F52	7:0	Default: 0x88	Access: R/W
(102F52h)	MAIN_Y_STRENGTH[3:0]	7:4	Main window color adaptive	e for peaking of Y.
	MAIN_M_STRENGTH[3:0]	3:0	Main window color adaptive	e for peaking of M.
(4005506)	REG102F53	7:0	Default: 0x88	Access: R/W
	MAIN_NC_STRENGTH[3:0]	7:4	Main window color adaptive	e for peaking of other color.
	MAIN_F_STRENGTH[3:0]	3:0	Main window color adaptive	e for peaking of F.
2Ah	REG102F54	7:0	Default: 0x88	Access: R/W
(102F54h)	SUB_G_STRENGTH[3:0]	7:4	Sub window color adaptive	for peaking of G.
	SUB_R_STRENGTH[3:0]	3:0	Sub window color adaptive	for peaking of R.
2Ah	REG102F55	7:0	Default: 0x88	Access: R/W
(102F55h)	SUB_C_STRENGTH[3:0]	7:4	Sub window color adaptive	for peaking of C.
	SUB_B_STRENGTH[3:0]	3:0	Sub window color adaptive	for peaking of B.
2Bh	REG102F56	7:0	Default: 0x88	Access: R/W
(102F56h)	SUB_Y_STRENGTH[3:0]	7:4	Sub window color adaptive	for peaking of Y.
	SUB_M_STRENGTH[3:0]	3:0	Sub window color adaptive	for peaking of M.
2Bh	REG102F57	7:0	Default: 0x88	Access: R/W
(102F57h)	SUB_NC_STRENGTH[3:0]	7:4	Sub window color adaptive	for peaking of other color.
	SUB_F_STRENGTH[3:0]	3:0	Sub window color adaptive	for peaking of F.
70h	REG102FE0	7:0	Default: 0x00	Access: R/W
(102FE0h)	-	7:1	Reserved.	
	VIP_FUN_BYPASS_EN	0	Vip all function bypass enal	ble.



NR Register (Bank = 102F, Sub-bank = 2A)

NR Regist	ter (Bank = 102F, Sub-ba	nk = 1	2A)
Index (Absolute)	Mnemonic	Bit	Description
07h	REG102F0E	7:0	Default: 0x00 Access: R/W
(102F0Eh)	MED_AUTO	7	Median auto.
	MED_EN	6	Median enable.
	SNR_EN	5	SNR enable.
	PATCH_W4_EN	4	Patch w4 enable.
	PATCH_W3_EN	3	Patch w3 enable.
	PATCH_W2_EN	2	Patch w2 enable.
	-	1	Reserved.
	MCNR_EN	0	MCNR enable.
07h	REG102F0F	7:0	Default: 0x00 Access: R/W
(102F0Fh)	NR_EN	7	NR enable.
	PDNR_EN	6	PDNR enable.
	RANDOM_MOTION_CHECK_DIFF	5	Random motion check diff enable.
	RANDOM_MOTION_EN	4	Random motion enable.
	DITHER_EN	3	Dither enable.
	KEEP_DETAIL_EN	2	Keep detail enable.
	FAVOR_MV0_EN	1	Favor mv0 enable.
	C_PDNR_EN	0	PDNR c enable.
08h	REG102F10	7:0	Default: 0xEE Access: R/W
(102F10h)	NR_LUT_2[7:4]	7:4	NR look up table 2.
	NR_LUT_3[3:0]	3:0	NR look up table 3.
08h	REG102F11	7:0	Default: 0xFF Access: R/W
(102F11h)	NR_LUT_0[15:12]	7:4	NR look up table 0.
	NR_LUT_1[11:8]	3:0	NR look up table 1.
09h	REG102F12	7:0	Default: 0xCC Access: R/W
(102F12h)	NR_LUT_6[7:4]	7:4	NR look up table 6.
	NR_LUT_7[3:0]	3:0	NR look up table 7.
09h	REG102F13	7:0	Default: 0xDD Access: R/W
(102F13h)	NR_LUT_4[15:12]	7:4	NR look up table 4.
	NR_LUT_5[11:8]	3:0	NR look up table 5.
0Ah	REG102F14	7:0	Default: 0xAA Access: R/W
(102F14h)	NR_LUT_10[7:4]	7:4	NR look up table 10.



NR Regist	ter (Bank = 102F, Sub-ba	nk =	2A)	
Index (Absolute)	Mnemonic	Bit	Description	<b>.</b> C
	NR_LUT_11[3:0]	3:0	NR look up table 11.	
0Ah	REG102F15	7:0	Default: 0xBB	Access: R/W
(102F15h)	NR_LUT_8[15:12]	7:4	NR look up table 8.	
	NR_LUT_9[11:8]	3:0	NR look up table 9.	
0Bh	REG102F16	7:0	Default: 0x88	Access: R/W
(102F16h)	NR_LUT_14[7:4]	7:4	NR look up table 14.	
	NR_LUT_15[3:0]	3:0	NR look up table 15.	
0Bh	REG102F17	7:0	Default: 0x99	Access: R/W
(102F17h)	NR_LUT_12[15:12]	7:4	NR look up table 12.	
	NR_LUT_13[11:8]	3:0	NR look up table 13.	•
0Ch	REG102F18	7:0	Default: 0x66	Access: R/W
(102F18h)	NR_LUT_18[7:4]	7:4	NR look up table 18.	
	NR_LUT_19[3:0]	3:0	NR look up table 19.	
(102F19h)	REG102F19	7:0	Default: 0x77	Access: R/W
	NR_LUT_16[15:12]	7:4	NR look up table 16.	
	NR_LUT_17[11:8]	3:0	NR look up table 17.	
0Dh	REG102F1A	7:0	Default: 0x44	Access: R/W
(102F1Ah)	NR_LUT_22[7;4]	7:4	NR look up table 22.	
	NR_LUT_23[3:0]	3:0	NR look up table 23.	
0Dh	REG102F1B	7:0	Default: 0x55	Access: R/W
(102F1Bh)	NR_LUT_20[15:12]	7:4	NR look up table 20.	
	NR_LUT_21[11:8]	3:0	NR look up table 21.	
0Eh	REG102F1C	7:0	Default: 0x22	Access: R/W
(102F1Ch)	NR_LUT_26[7:4]	7:4	NR look up table 26.	
	NR_LUT_27[3:0]	3:0	NR look up table 27.	
0Eh	REG102F1D	7:0	Default: 0x33	Access: R/W
(102F1Dh)	NR_LUT_24[15:12]	7:4	NR look up table 24.	
	NR_LUT_25[11:8]	3:0	NR look up table 25.	
0Fh	REG102F1E	7:0		Access: R/W
(102F1Eh)	NR_LUT_30[7:4]	7:4	NR look up table 30.	
	NR_LUT_31[3:0]	3:0	NR look up table 31.	
0Fh	REG102F1F	7:0	•	Access: R/W
(102F1Fh)	NR_LUT_28[15:12]	7:4	NR look up table 28.	



	ter (Bank = 102F, Sub-ba		
Index (Absolute)	Mnemonic	Bit	Description
	NR_LUT_29[11:8]	3:0	NR look up table 29.
20h	REG102F40	7:0	Default: 0x88 Access: R/W
(102F40h)	PDNR_LOW_LUT_2[7:4]	7:4	PDNR low look up table 2.
	PDNR_LOW_LUT_3[3:0]	3:0	PDNR low look up table 3.
20h	REG102F41	7:0	Default: 0x88 Access: R/W
(102F41h)	PDNR_LOW_LUT_0[15:12]	7:4	PDNR low look up table 0.
	PDNR_LOW_LUT_1[11:8]	3:0	PDNR low look up table 1.
21h	REG102F42	7:0	Default: 0x00 Access: R/W
(102F42h)	PDNR_LOW_LUT_6[7:4]	7:4	PDNR low look up table 6.
	PDNR_LOW_LUT_7[3:0]	3:0	PDNR low look up table 7.
21h	REG102F43	7:0	Default: 0x51 Access: R/W
(102F43h)	PDNR_LOW_LUT_4[15:12]	7:4	PDNR low look up table 4.
	PDNR_LOW_LUT_5[11:8]	3:0	PDNR low look up table 5.
	REG102F44	7:0	Default: 0x00 Access: R/W
	PDNR_LOW_LUT_10[7:4]	7:4	PDNR low look up table 10.
	PDNR_LOW_LUT_11[3:0]	3:0	PDNR low look up table 11.
22h	REG102F45	7:0	Default: 0x00 Access: R/W
(102F45h)	PDNR_LOW_LUT_8[15:12]	7:4	PDNR low look up table 8.
	PDNR_LOW_LUT_9[11:8]	3:0	PDNR low look up table 9.
23h	REG102F46	7:0	Default: 0x00 Access: R/W
(102F46h)	PDNR_LOW_LUT_14[7:4]	7:4	PDNR low look up table 14.
	PDNR_LOW_LUT_15[3:0]	3:0	PDNR low look up table 15.
23h	REG102F47	7:0	Default: 0x00 Access: R/W
(102F47h)	PDNR_LOW_LUT_12[15:12]	7:4	PDNR low look up table 12.
	PDNR_LOW_LUT_13[11:8]	3:0	PDNR low look up table 13.
24h	REG102F48	7:0	Default: 0xDC Access: R/W
(102F48h)	PDNR_HIGH_LUT_2[7:4]	7:4	PDNR high look up table 2.
	PDNR_HIGH_LUT_3[3:0]	3:0	PDNR high look up table 3.
24h	REG102F49	7:0	Default: 0xFE Access: R/W
(102F49h)	PDNR_HIGH_LUT_0[15:12]	7:4	PDNR high look up table 0.
	PDNR_HIGH_LUT_1[11:8]	3:0	PDNR high look up table 1.
25h	REG102F4A	7:0	Default: 0x98 Access: R/W
(102F4Ah)	PDNR_HIGH_LUT_6[7:4]	7:4	PDNR high look up table 6.



Indov	Mnomonic	D:+	Description
Index (Absolute)	Mnemonic	Bit	Description
	PDNR_HIGH_LUT_7[3:0]	3:0	PDNR high look up table 7.
25h	REG102F4B	7:0	Default: 0xBA Access: R/W
(102F4Bh)	PDNR_HIGH_LUT_4[15:12]	7:4	PDNR high look up table 4.
	PDNR_HIGH_LUT_5[11:8]	3:0	PDNR high look up table 5.
26h	REG102F4C	7:0	Default: 0x54 Access: R/W
(102F4Ch)	PDNR_HIGH_LUT_10[7:4]	7:4	PDNR high look up table 10.
	PDNR_HIGH_LUT_11[3:0]	3:0	PDNR high look up table 11.
26h	REG102F4D	7:0	Default: 0x76 Access: R/W
(102F4Dh)	PDNR_HIGH_LUT_8[15:12]	7:4	PDNR high look up table 8.
	PDNR_HIGH_LUT_9[11:8]	3:0	PDNR high look up table 9.
27h	REG102F4E	7:0	Default: 0x10 Access: R/W
(102F4Eh)	PDNR_HIGH_LUT_14[7:4]	7:4	PDNR high look up table 14.
	PDNR_HIGH_LUT_15[3:0]	3:0	PDNR high look up table 15.
(4.005.451.)	REG102F4F	7:0	Default: 0x32 Access: R/W
	PDNR_HIGH_LUT_12[15:12]	7:4	PDNR high look up table 12.
	PDNR_HIGH_LUT_13[11:8]	3:0	PDNR high look up table 13.
30h	REG102F60	7:0	Default: 0x88 Access: R/W
(102F60h)	PDNR_C_LUT_2[7:4]	7:4	PDNR c look up table 2.
	PDNR_C_LUT_3[3:0]	3:0	PDNR c look up table 3.
30h	REG102F61	7:0	Default: 0x88 Access: R/W
(102F61h)	PDNR_C_LUT_0[15:12]	7:4	PDNR c look up table 0.
•	PDNR_C_LUT_1[11:8]	3:0	PDNR c look up table 1.
31h	REG102F62	7:0	Default: 0x00 Access: R/W
(102F62h)	PDNR_C_LUT_6[7:4]	7:4	PDNR c look up table 6.
	PDNR_C_LUT_7[3:0]	3:0	PDNR c look up table 7.
31h	REG102F63	7:0	Default: 0x51 Access: R/W
(102F63h)	PDNR_C_LUT_4[15:12]	7:4	PDNR c look up table 4.
	PDNR_C_LUT_5[11:8]	3:0	PDNR c look up table 5.
32h	REG102F64	7:0	Default: 0x00 Access: R/W
(102F64h)	PDNR_C_LUT_10[7:4]	7:4	PDNR c look up table 10.
	PDNR_C_LUT_11[3:0]	3:0	PDNR c look up table 11.
32h	REG102F65	7:0	Default: 0x00 Access: R/W
(102F65h)	PDNR_C_LUT_8[15:12]	7:4	PDNR c look up table 8.



NR Regis	NR Register (Bank = 102F, Sub-bank = 2A)					
Index (Absolute)	Mnemonic	Bit	Description	<b>∵</b> C		
	PDNR_C_LUT_9[11:8]	3:0	PDNR c look up table 9.			
33h	REG102F66	7:0	Default: 0x00	Access: R/W		
(102F66h)	PDNR_C_LUT_14[7:4]	7:4	PDNR c look up table 14.			
	PDNR_C_LUT_15[3:0]	3:0	PDNR c look up table 15.			
33h	REG102F67	7:0	Default: 0x00	Access: R/W		
(102F67h)	PDNR_C_LUT_12[15:12]	7:4	PDNR c look up table 12.			
	PDNR_C_LUT_13[11:8]	3:0	PDNR c look up table 13.	•		
34h ~ 7Fh	-	7:0	Default: -	Access: -		
(102F68h	-	7:0	Reserved.			
~ 102FFFh)			1.0			



#### **REGISTER TABLE REVISION HISTORY**

Date	Bank	Register		
12/10/09		Created first version.	*	



This page is intended to be left blank.