

—
v1
+no
+

LM124/LM224/LM324/LM2902

Low Power Quad Operational Amplifiers

General Description

The LM124 series consists of four independent, high gain, internally frequency compensated operational amplifiers which were designed specifically to operate from a single power supply over a wide range of voltages. Operation from split power supplies is also possible and the low power supply current drain is independent of the magnitude of the power supply voltage.

Application areas include transducer amplifiers, DC gain blocks and all the conventional op amp circuits which now can be more easily implemented in single power supply systems. For example, the LM124 series can be directly operated off of the standard +5V power supply voltage which is used in digital systems and will easily provide the required interface electronics without requiring the additional $\pm 15V$ power supplies.

Unique Characteristics

- In the linear mode the input common-mode voltage range includes ground and the output voltage can also swing to ground, even though operated from only a single power supply voltage
- The unity gain cross frequency is temperature compensated
- The input bias current is also temperature compensated


Advantages

- Eliminates need for dual supplies
- Four internally compensated op amps in a single package
- Allows directly sensing near GND and V_{OUT} also goes to GND
- Compatible with all forms of logic
- Power drain suitable for battery operation

Features

- Internally frequency compensated for unity gain
- Large DC voltage gain 100 dB
- Wide bandwidth (unity gain) 1 MHz (temperature compensated)
- Wide power supply range:
Single supply 3V to 32V
or dual supplies $\pm 1.5V$ to $\pm 16V$
- Very low supply current drain (700 μA)—essentially independent of supply voltage
- Low input biasing current 45 nA (temperature compensated)
- Low input offset voltage 2 mV and offset current: 5 nA
- Input common-mode voltage range includes ground
- Differential input voltage range equal to the power supply voltage
- Large output voltage swing 0V to $V^+ - 1.5V$

Connection Diagrams



Order Number LM124J, LM124AJ, LM124J/883 (Note 2), LM124AJ/883 (Note 1), LM224J, LM224AJ, LM324J, LM324M, LM324MX, LM324AM, LM324AMX, LM2902M, LM2902MX, LM324N, LM324AN, LM324MT, LM324MTX or LM2902N LM124AJRQML and LM124AJRQMLV (Note 3)
See NS Package Number J14A, M14A or N14A

Make a Donation

Power Plug
(signal, positive, ground)

Signal Plug
(signal, positive, ground)

555 timer

Discharge

Trigger

R2 10k

VR1 10k

R3 180k

R4 220

C2 10nF

C1 120nF

D1

D2

To see how this circuit works first assume the output is high and discharge is floating (not shorted to ground), current flows down through R2, the top half of

[view results](#)
[previous polls](#)

NE555 and NE556 applications

AN170

INTRODUCTION

In mid 1972, Philips Semiconductors introduced the 555 timer, a unique functional building block that has enjoyed unprecedented popularity. The timer's success can be attributed to several inherent characteristics foremost of which are versatility, stability and low cost. There can be no doubt that the 555 timer has altered the course of the electronics industry with an impact not unlike that of the IC operational amplifier.

The simplicity of the timer, in conjunction with its ability to produce long time delays in a variety of applications, has lured many designers from mechanical timers, op amps, and various discrete circuits into the ever increasing ranks of timer users.

DESCRIPTION

The 555 timer consists of two voltage comparators, a bistable flip-flop, a discharge transistor, and a resistor divider network. To understand the basic concept of the timer let's first examine the timer in block form as in Figure 1.

The resistive divider network is used to set the comparator levels. Since all three resistors are of equal value, the threshold comparator is referenced internally at 2/3 of supply voltage level and the trigger comparator is referenced at 1/3 of supply voltage. The outputs of the comparators are tied to the bistable flip-flop. When the trigger voltage is moved below 1/3 of the supply, the comparator changes state and sets the flip-flop driving the output to a high state. The threshold pin normally monitors the capacitor voltage of the RC timing network. When the




Figure 1. 555/556 Timer Functional Block Diagram

capacitor voltage exceeds 2/3 of the supply, the threshold comparator resets the flip-flop which in turn drives the output to a low state. When the output is in a low state, the discharge transistor is "on", thereby discharging the external timing capacitor. Once the capacitor is discharged, the timer will await another trigger pulse, the timing cycle having been completed.

The 555 and its complement, the 556 Dual Timer, exhibit a typical initial timing accuracy of 1% with a 50ppm/C timing drift with temperature. To operate the timer as a one-shot, only two external components are necessary, resistance & capacitance. For an

oscillator, only one additional resistor is necessary. By proper selection of external components, oscillating frequencies from one cycle per half hour to 500kHz can be realized. Duty cycles can be adjusted from less than one percent to 99 percent over the frequency spectrum. Voltage control of timing and oscillation functions is also available.

Timer Circuitry

The timer is comprised of five distinct circuits: two voltage comparators; a resistive voltage divider reference; a bistable flip-flop; a discharge transistor; and an output stage that is the "totem-pole" design for sink or source capability. Q₁₀-Q₁₃ comprise a Darlington differential pair which serves as a trigger comparator. Starting with a positive voltage on the trigger, Q₁₀ and Q₁₁ turn on when the voltage at Pin 2 is moved below one third of the supply voltage. The voltage level is derived from a resistive divider chain consisting of R₇, R₈ and R₉. All three resistors are of equal value (5kΩ). At 15V supply, the triggering level would be 5V. When Q₁₀ and Q₁₁ turn on, they provide a base drive for Q₁₅, turning it on. Q₁₆ and Q₁₇ form a bistable flip-flop. When Q₁₅ is saturated, Q₁₆ is "off" and Q₁₇ is saturated. Q₁₆ and Q₁₇ will remain in these states even if the trigger is removed and Q₁₅ is turned "off". While Q₁₇ is saturated, Q₂₀ and Q₁₄ are turned off.

The output structure of the timer is a "totem-pole" design, with Q₂₂ and Q₂₄ being large geometry transistors capable of providing 200mA with a 15V supply. While Q₂₀ is "off", base drive is provided for Q₂₂ by Q₂₁, thus providing a high output.

For the duration that the output is in a high state, the discharge transistor is "off". Since the collector of Q₁₄ is typically connected to the external timing capacitor, C, while Q₁₄ is off, the timing capacitor now can charge through the timing resistor, R_A.

The capacitor voltage is monitored by the threshold comparator (Q₁-Q₄) which is a Darlington differential pair. When the capacitor voltage reaches two thirds of the supply voltage, the current is directed from Q₃ and Q₄ thru Q₁ and Q₂. Amplification of the current change is provided by Q₅ and Q₆. Q₅-Q₆ and Q₇-Q₈ comprise a diode-biased amplifier. The amplified current change from Q₆ now provides a base drive for Q₁₆ which is part of the bistable flip-flop, to change states. In doing so, the output is driven "low", and Q₁₄, the discharge transistor, is turned "on", shorting the timing capacitor to ground.

The discussion to this point has only encompassed the most fundamental of the timer's operating modes and circuitry. Several points of the circuit are brought out to the real world which allow the timer to function in a variety of modes. It is essential that one understands all the variations possible in order to utilize this device to its fullest extent.

Reset Function

Regressing to the trigger mode, it should be noted that once the device has triggered and the bistable flip-flop is set, continued triggering will not interfere with the timing cycle. However, there may come a time when it is necessary to interrupt or halt a timing cycle. This is the function that the reset accomplishes.

In the normal operating mode the reset transistor, Q₂₅, is off with its base held high. When the base of Q₂₅ is grounded, it turns on, providing base drive to Q₁₄, turning it on. This discharges the timing capacitor, resets the flip-flop at Q₁₇, and drives the output low. The reset overrides all other functions within the timer.

Positive driver

