

June 2001

## +5V Powered, Dual RS-232 Transmitter/Receiver

### Features

- Meets All RS-232C and V.28 Specifications
- Requires Only Single +5V Power Supply
- Onboard Voltage Doubler/Inverter
- Low Power Consumption
- 2 Drivers
  - ±9V Output Swing for +5V Input
  - 300Ω Power-off Source Impedance
  - Output Current Limiting
  - TTL/CMOS Compatible
  - 30V/μs Maximum Slew Rate
- 2 Receivers
  - ±30V Input Voltage Range
  - 3kΩ to 7kΩ Input Impedance
  - 0.5V Hysteresis to Improve Noise Rejection
- All Critical Parameters are Guaranteed Over the Entire Commercial, Industrial and Military Temperature Ranges

### Applications

- Any System Requiring RS-232 Communications Port
  - Computer - Portable and Mainframe
  - Peripheral - Printers and Terminals
  - Portable Instrumentation
  - Modems
- Dataloggers

### Description


The ICL232 is a dual RS-232 transmitter/receiver interface circuit that meets all EIA RS-232C and V.28 specifications. It requires a single +5V power supply, and features two onboard charge pump voltage converters which generate +10V and -10V supplies from the 5V supply.

The drivers feature true TTL/CMOS input compatibility, slew-rate-limited output, and 300Ω power-off source impedance. The receivers can handle up to +30V, and have a 3kΩ to 7kΩ input impedance. The receivers also have hysteresis to improve noise rejection.


### Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
ICL232CPE	0 to 70	16 Ld PDIP	E16.3
ICL232CBE	0 to 70	16 Ld SOIC	M16.3
ICL232IPE	-40 to 85	16 Ld PDIP	E16.3
ICL232IBE	-40 to 85	16 Ld SOIC	M16.3
ICL232MJE	-55 to 125	16 Ld CERDIP	F16.3

### Pinout



### Functional Diagram



CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.  
1-888-INTERSIL or 321-724-7143 | Intersil and Design is a trademark of Intersil Americas Inc. | Copyright © Intersil Americas Inc. 2001

File Number 3020.6

## ICL232

### Absolute Maximum Ratings

V <sub>CC</sub> to Ground	(GND -0.3V) < V <sub>CC</sub> < 6V
V <sub>+</sub> to Ground	(V <sub>CC</sub> -0.3V) < V <sub>+</sub> < 12V
V <sub>-</sub> to Ground	-12V < V <sub>-</sub> < (GND +0.3V)
Input Voltages	
T <sub>1IN</sub> , T <sub>2IN</sub>	(V <sub>-</sub> -0.3V) < V <sub>IN</sub> < (V <sub>+</sub> +0.3V)
R <sub>1IN</sub> , R <sub>2IN</sub>	±30V
Output Voltages	
T <sub>1OUT</sub> , T <sub>2OUT</sub>	(V <sub>-</sub> -0.3V) < V <sub>TXOUT</sub> < (V <sub>+</sub> +0.3V)
R <sub>1OUT</sub> , R <sub>2OUT</sub>	(GND -0.3V) < V <sub>RXOUT</sub> < (V <sub>CC</sub> +0.3V)
Short Circuit Duration	
T <sub>1OUT</sub> , T <sub>2OUT</sub>	Continuous
R <sub>1OUT</sub> , R <sub>2OUT</sub>	Continuous

### Thermal Information

Thermal Resistance (Typical, Note 1)	θ <sub>JA</sub> (°C/W)	θ <sub>JC</sub> (°C/W)
CERDIP Package	80	18
PDIP Package	100	N/A
SOIC Package	100	N/A
Maximum Junction Temperature		
Plastic Packages		150°C
Ceramic Package		175°C
Maximum Storage Temperature Range		-65°C to 150°C
Maximum Lead Temperature (Soldering 10s)		300°C

### Operating Conditions

Temperature Ranges	
ICL232C	0°C to 70°C
ICL232I	-40°C to 85°C
ICL232M	-55°C to 125°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

### NOTE:

1. θ<sub>JA</sub> is measured with the component mounted on an evaluation PC board in free air.

### Electrical Specifications

Test Conditions: V<sub>CC</sub> = +5V ±10%, T<sub>A</sub> = Operating Temperature Range, Test Circuit as in Figure 8 Unless Otherwise Specified

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Transmitter Output Voltage Swing, V <sub>OUT</sub>	T <sub>1OUT</sub> and T <sub>2OUT</sub> Loaded with 3kΩ to Ground	±5	±9	±10	V
Power Supply Current, I <sub>CC</sub>	Outputs Unloaded, T <sub>A</sub> = 25°C	-	5	10	mA
T <sub>1IN</sub> , Input Logic Low, V <sub>IL</sub>		-	-	0.8	V
T <sub>1IN</sub> , Input Logic High, V <sub>IH</sub>		2.0	-	-	V
Logic Pullup Current, I <sub>p</sub>	T <sub>1IN</sub> , T <sub>2IN</sub> = 0V	-	15	200	μA
RS-232 Input Voltage Range, V <sub>IN</sub>		-30	-	+30	V
Receiver Input Impedance, R <sub>IN</sub>	V <sub>IN</sub> = ±3V	3.0	5.0	7.0	kΩ
Receiver Input Low Threshold, V <sub>IN</sub> (H-L)	V <sub>CC</sub> = 5V, T <sub>A</sub> = 25°C	0.8	1.2	-	V
Receiver Input High Threshold, V <sub>IN</sub> (L-H)	V <sub>CC</sub> = 5V, T <sub>A</sub> = 25°C	-	1.7	2.4	V
Receiver Input Hysteresis, V <sub>HYST</sub>		0.2	0.5	1.0	V
TTL/CMOS Receiver Output Voltage Low, V <sub>OL</sub>	I <sub>OUT</sub> = 3.2mA	-	0.1	0.4	V
TTL/CMOS Receiver Output Voltage High, V <sub>OH</sub>	I <sub>OUT</sub> = -1.0mA	3.5	4.6	-	V
Propagation Delay, t <sub>PD</sub>	RS-232 to TTL	-	0.5	-	μs
Instantaneous Slew Rate, SR	C <sub>L</sub> = 10pF, R <sub>L</sub> = 3kΩ, T <sub>A</sub> = 25°C (Notes 2, 3)	-	-	30	V/μs
Transition Region Slew Rate, SR <sub>T</sub>	R <sub>L</sub> = 3kΩ, C <sub>L</sub> = 2500pF Measured from +3V to -3V or -3V to +3V	-	3	-	V/μs
Output Resistance, R <sub>OUT</sub>	V <sub>CC</sub> = V <sub>+</sub> = V <sub>-</sub> = 0V, V <sub>OUT</sub> = ±2V	300	-	-	Ω
RS-232 Output Short Circuit Current, I <sub>SC</sub>	T <sub>1OUT</sub> or T <sub>2OUT</sub> Shorted to GND	-	±10	-	mA

### NOTES:

2. Guaranteed by design.
3. See Figure 4 for definition.

## Test Circuits




FIGURE 1. GENERAL TEST CIRCUIT






FIGURE 2. POWER-OFF SOURCE RESISTANCE CONFIGURATION

## Typical Performance Curves

FIGURE 3.  $V_+$ ,  $V_-$  OUTPUT IMPEDANCES vs  $V_{CC}$ FIGURE 4.  $V_+$ ,  $V_-$  OUTPUT VOLTAGES vs LOAD CURRENT

## Pin Descriptions

PDIP, CERDIP	SOIC	PIN NAME	DESCRIPTION
1	1	C1+	External capacitor "+" for internal voltage doubler.
2	2	V+	Internally generated +10V (typical) supply.
3	3	C1-	External capacitor "-" for internal voltage doubler.
4	4	C2+	External capacitor "+" internal voltage inverter.
5	5	C2-	External capacitor "-" internal voltage inverter.
6	6	V-	Internally generated -10V (typical) supply.
7	7	T2OUT	RS-232 Transmitter 2 output ±10V (typical).
8	8	R2IN	RS-232 Receiver 2 input, with internal 5K pulldown resistor to GND.
9	9	R2OUT	Receiver 2 TTL/CMOS output.
10	10	T2IN	Transmitter 2 TTL/CMOS input, with internal 400K pullup resistor to $V_{CC}$ .

## Pin Descriptions (Continued)

PDIP, CERDIP	SOIC	PIN NAME	DESCRIPTION
11	11	T1IN	Transmitter 1 TTL/CMOS input, with internal 400K pullup resistor to $V_{CC}$ .
12	12	R1OUT	Receiver 1 TTL/CMOS output.
13	13	R1IN	RS-232 Receiver 1 input, with internal 5K pulldown resistor to GND.
14	14	T1OUT	RS-232 Transmitter 1 output ±10V (typical).
15	15	GND	Supply Ground.
16	16	VCC	Positive Power Supply +5V ±10%.




FIGURE 5. DUAL CHARGE PUMP

## Detailed Description

The ICL232 is a dual RS-232 transmitter/receiver powered by a single +5V power supply which meets all EIA RS232C specifications and features low power consumption. The functional diagram illustrates the major elements of the ICL232. The circuit is divided into three sections: a voltage doubler/inverter, dual transmitters, and dual receivers Voltage Converter.

An equivalent circuit of the dual charge pump is illustrated in Figure 5.

The voltage quadrupler contains two charge pumps which use two phases of an internally generated clock to generate +10V and -10V. The nominal clock frequency is 16kHz. During phase one of the clock, capacitor C1 is charged to  $V_{CC}$ . During phase two, the voltage on C1 is added to  $V_{CC}$ , producing a signal across C2 equal to twice  $V_{CC}$ . At the same time, C3 is also charged to  $2V_{CC}$ , and then during phase one, it is inverted with respect to ground to produce a signal across C4 equal to  $-2V_{CC}$ . The voltage converter accepts input voltages up to 5.5V. The output impedance of the doubler ( $V_+$ ) is approximately 200Ω, and the output impedance of the inverter ( $V_-$ ) is approximately 450Ω. Typical graphs are presented which show the voltage converters output vs input voltage and output voltages vs load characteristics. The test circuit (Figure 3) uses 1μF capacitors for C1-C4, however, the value is not critical. Increasing the values of C1 and C2 will lower the output impedance of the voltage doubler and inverter, and increasing the values of the reservoir capacitors, C3 and C4, lowers the ripple on the  $V_+$  and  $V_-$  supplies.




FIGURE 6. SLEW RATE DEFINITION

## Transmitters

The transmitters are TTL/CMOS compatible inverters which translate the inputs to RS-232 outputs. The input logic threshold is about 26% of  $V_{CC}$ , or 1.3V for  $V_{CC} = 5V$ . A logic 1 at the input results in a voltage of between -5V and  $V_-$  at the output, and a logic 0 results in a voltage between +5V and ( $V_+ - 0.6V$ ). Each transmitter input has an internal 400kΩ pullup resistor so any unused input can be left unconnected and its output remains in its low state. The output voltage swing meets the RS-232C specification of ±5V minimum with the worst case conditions of: both transmitters driving 3kΩ minimum load impedance,  $V_{CC} = 4.5V$ , and maximum allowable operating temperature. The transmitters have an internally limited output slew rate which is less than 30V/μs. The outputs are short circuit protected and can be shorted to ground indefinitely. The powered down output impedance is a minimum of

## ICL232

300Ω with ±2V applied to the outputs and  $V_{CC} = 0V$ .




FIGURE 7. TRANSMITTER

## Receivers

The receiver inputs accept up to  $\pm 30V$  while presenting the required  $3k\Omega$  to  $7k\Omega$  input impedance even if the power is off ( $V_{CC} = 0V$ ). The receivers have a typical input threshold of  $1.3V$  which is within the  $\pm 3V$  limits, known as the transition region, of the RS-232 specification. The receiver output is  $0V$  to  $V_{CC}$ . The output will be low whenever the input is greater than  $2.4V$  and high whenever the input is floating or driven between  $+0.8V$  and  $-30V$ . The receivers feature  $0.5V$  hysteresis to improve noise rejection.





FIGURE 8. RECEIVER



$$\text{Average Propagation Delay} = \frac{t_{PHL} + t_{PLH}}{2}$$


FIGURE 9. PROPAGATION DELAY DEFINITION

## Applications

The ICL232 may be used for all RS-232 data terminal and communication links. It is particularly useful in applications where  $\pm 12\text{V}$  power supplies are not available for conventional RS-232 interface circuits. The applications presented represent typical interface configurations.

A simple duplex RS-232 port with CTS/RTS handshaking is illustrated in Figure 10. Fixed output signals such as DTR (data terminal ready) and DSRS (data signaling rate select) is generated by driving them through a 5k $\Omega$  resistor

connected to V+.



**FIGURE 10. SIMPLE DUPLEX RS-232 PORT WITH CTS/RTS HANDSHAKING**

In applications requiring four RS-232 inputs and outputs (Figure 11), note that each circuit requires two charge pump capacitors (C1 and C2) but can share common reservoir capacitors (C3 and C4). The benefit of sharing common reservoir capacitors is the elimination of two capacitors and the reduction of the charge pump source impedance which effectively increases the output swing of the transmitters.




FIGURE 11. COMBINING TWO ICL232s FOR 4 PAIRS OF RS-232 INPUTS AND OUTPUTS

All Intersil products are manufactured, assembled and tested utilizing ISO9000 quality systems.

Intersil Corporation's quality certifications can be viewed at website [www.intersil.com/design/quality/iso.asp](http://www.intersil.com/design/quality/iso.asp)

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site [www.intersil.com](http://www.intersil.com)

**Sales Office Headquarters**

**NORTH AMERICA**  
Intersil Corporation  
2401 Palm Bay Rd.  
Palm Bay, FL 32905  
TEL: (321) 724-7000  
FAX: (321) 724-7240

**EUROPE**  
Intersil SA  
Mercure Center  
100, Rue de la Fusee  
1130 Brussels, Belgium  
TEL: (32) 2.724.2111  
FAX: (32) 2.724.22.05

**ASIA**  
Intersil Ltd.  
8F-2, 96, Sec. 1, Chien-kuo North,  
Taipei, Taiwan 104  
Republic of China  
TEL: 886-2-2515-8508  
FAX: 886-2-2515-8369