## Task 2:

Submitted By: Sagar More

Write proper structure implementation for allRCC registers and bit field implementation AHBENR1 register bits and structure and bit field you have to do for IDR and ODR and MODE register and GIPO regarding

## #Main.c

```
2 * @file : main.c
3 * @author : Sagar More
4 * @brief : Class 3 - Task Led and Button using structure
5 * @board : STM32F446RE
 2 * @file
 8 #include "HeaderTask2.h"
10⊖int main(void){
      /* Enable GPIOA clock */
11
       RCC->AHB1ENR.AHB1ENR0 = 0 \times 01;
12
13
14
      /* Enable GPIOC Clock */
15
     RCC->AHB1ENR.AHB1ENR2 = 0x01;
16
      /* Set PA5 as Output (01) */
17
18
      GPIOA->MODER.MODER5 = 0x01;
19
20
21
22
23
24
25
26
27
28
29
       /* Set PC13 as Input (00) */
      GPIOC->MODER.MODER13 = 0 \times 00;
      while(1){
          if (GPIOC->IDR.IDR13 == 0){
               GPIOA->ODR.ODR5 = 1; // LED ON
           else{
               GPIOA->ODR.ODR5 = 0; // LED OFF
           }
30
       }
31 }
32 |
```

## #Header.h

```
* HeaderTask2.h
* Created on: Oct 11, 2025
    Author: Sagar More
* /
#include <stdint.h>
#ifndef HEADERTASK2 H
#define HEADERTASK2 H
#define IO volatile
/* -----
* Peripheral base addresses
* -----
* /
/* -----
* Specific peripheral base addresses
* ------
*/
#define RCC BASE
                    (AHB1PERIPH BASE + 0x3800UL)
                    (AHB1PERIPH_BASE + 0x0000UL)
#define GPIOA BASE
#define GPIOB BASE
                    (AHB1PERIPH BASE + 0x0400UL)
                   (AHB1PERIPH_BASE + 0x0800UL)
(AHB1PERIPH_BASE + 0x0C00UL)
#define GPIOC BASE
#define GPIOD_BASE
#define GPIOE_BASE
                    (AHB1PERIPH BASE + 0 \times 1000 \text{UL})
/*----
 * GPIO IDR Register structure
* -----*/
typedef struct
{
  uint32 t IDR0 : 1;
  uint32_t IDR1 : 1;
  uint32 t IDR2 : 1;
  uint32 t IDR3 : 1;
  uint32 t IDR4 : 1;
  uint32 t IDR5 : 1;
  uint32 t IDR6 : 1;
  uint32 t IDR7 : 1;
  uint32_t IDR8 : 1;
  uint32_t IDR9 : 1;
  uint32 t IDR10 : 1;
  uint32 t IDR11 : 1;
  uint32 t IDR12 : 1;
  uint32 t IDR13 : 1;
  uint32 t IDR14 : 1;
  uint32 t IDR15 : 1;
```

```
uint32 t RESERVED : 16;
} GPIOx IDR;
/*-----
 * GPIO ODR Register structure
* -----*/
typedef struct
    uint32 t ODR0 : 1;
    uint32_t ODR1 : 1;
    uint32 t ODR2 : 1;
    uint32 t ODR3 : 1;
    uint32 t ODR4 : 1;
    uint32 t ODR5 : 1;
    uint32 t ODR6 : 1;
    uint32 t ODR7 : 1;
    uint32 t ODR8 : 1;
                    : 1;
    uint32_t ODR9
    uint32_t ODR10 : 1;
    uint32 t ODR11 : 1;
    uint32 t ODR12 : 1;
    uint32 t ODR13 : 1;
    uint32 t ODR14 : 1;
    uint32 t ODR15 : 1;
    uint32 t RESERVED : 16;
} GPIOx ODR;
/* -----
 * RCC AHB1ENR register structure
*/
typedef struct
    uint32_t AHB1ENR0 : 1; // GPIOA Enable Bit
uint32_t AHB1ENR1 : 1; // GPIOB Enable Bit
uint32_t AHB1ENR2 : 1; // GPIOC Enable Bit
    uint32 t AHB1ENR3 : 1; // GPIOD Enable Bit
    uint32_t AHB1ENR4 : 1; // GPIOE Enable Bit uint32_t AHB1ENR5 : 1; // GPIOF Enable Bit uint32_t AHB1ENR6 : 1; // GPIOG Enable Bit uint32_t AHB1ENR7 : 1; // GPIOH Enable Bit uint32_t AHB1ENR7 : 1; // GPIOH Enable Bit
    uint32 t RESERVED1 : 4; // Reserved bits
    uint32_t AHB1ENR12 : 1; // CRC Enable Bit
    uint32_t RESERVED2 : 5; // Reserved Bits
    uint32_t AHB1ENR18 : 1; // BKP SRAMEN Bit
    uint32_t RESERVED3 : 2; // Reserved Bits
    uint32_t AHB1ENR21 : 1; // DMA Enable Bit
                          : 1; // DMA Enable Bit
: 6; // Reserved Bits
: 1; // OTGHS Enable Bit
: 1; // OTGHS ULP Enable Bit
    uint32 t AHB1ENR22
    uint32 t RESERVED4
    uint32 t AHB1ENR29
    uint32_t AHB1ENR30
    uint32_t RESERVED5 : 1; // Reserved Bit
} RCC AHB1ENR;
```

```
* GPIO MODER Register
typedef struct
   uint32 t MODER0 : 2;
   uint32 t MODER1 : 2;
   uint32 t MODER2 : 2;
   uint32_t MODER3 : 2;
   uint32_t MODER4 : 2;
   uint32_t MODER5 : 2;
   uint32 t MODER6 : 2;
   uint32 t MODER7 : 2;
   uint32 t MODER8 : 2;
   uint32 t MODER9 : 2;
   uint32 t MODER10 : 2;
   uint32 t MODER11 : 2;
   uint32_t MODER12 : 2;
   uint32_t MODER13 : 2;
   uint32 t MODER14 : 2;
   uint32 t MODER15 : 2;
} GPIOx MODER;
* GPIO Register structure
-*/
typedef struct
    IO GPIOx MODER MODER; /* GPIO port mode register*/
   } GPIO TypeDef;
* RCC register structure
*/
typedef struct
   __IO uint32_t CR;
   ___IO uint32_t PLLCFGR;
   __IO uint32_t CFGR;
   __IO uint32_t CIR;
   __IO uint32_t AHB1RSTR;
   ___IO uint32 t AHB2RSTR;
    IO uint32 t AHB3RSTR;
   IO uint32 t RESERVEDO;
```

```
__IO uint32_t APB1RSTR;
    __IO uint32_t APB2RSTR;
    __IO uint32_t RESERVED1[2];
    __IO RCC_AHB1ENR AHB1ENR;
                              // We are using AHB1ENR
    \overline{\phantom{a}} IO uint32 t AHB2ENR;
    __IO uint32 t AHB3ENR;
    IO uint32 t RESERVED2;
     IO uint32 t APB1ENR;
    IO uint32_t APB2ENR;
    ___IO uint32_t RESERVED3[2];
    __IO uint32_t AHB1LPENR;
    __IO uint32_t AHB2LPENR;
    __IO uint32_t AHB3LPENR;
   __IO uint32_t RESERVED4;
   ___IO uint32_t SSCGR;
   __IO uint32_t PLLI2SCFGR;
   __IO uint32_t PLLSAICFGR;
    IO uint32 t DCKCFGR;
     IO uint32 t CKGATENR;
   IO uint32_t DCKCFGR2;
} RCC_TypeDef;
/*-----
* Creating instances
 * -----*/
#define GPIOA ((GPIO_TypeDef *) GPIOA_BASE)
#define GPIOB ((GPIO_TypeDef *) GPIOB_BASE)
#define GPIOC ((GPIO_TypeDef *) GPIOC_BASE)
#define GPIOD ((GPIO_TypeDef *) GPIOD_BASE)
#define GPIOE ((GPIO TypeDef *) GPIOE BASE)
            ((RCC TypeDef *) RCC BASE)
#define RCC
#endif /* HEADERTASK2 H */
```