




EFR32FG25 Radio Board Discrete Match for 868/915MHz	
Board Function	Page
Title Page	1
RF & Power	2
Board Power	3
EFR32 Signal Assignments	4
WSTK Connectors & Board ID	5


LEGAL NOTICE:  
SILICON LABORATORIES INC. (SILICON LABS) AND/OR ITS LICENSORS DO NOT WARRANT THE ACCURACY OR COMPLETENESS OF THIS SCHEMATIC OR ANY INFORMATION CONTAINED WITHIN THIS SCHEMATIC.  
IT IS PROVIDED AS-IS FOR REFERENCE ONLY. SILICON LABS DOES NOT WARRANT THAT THIS DESIGN WILL MEET THE SPECIFICATIONS, BE SUITABLE FOR YOUR APPLICATION OR FIT FOR ANY PARTICULAR PURPOSE, OR WILL OPERATE IN YOUR IMPLEMENTATION. SILICON LABS AND ITS LICENSORS DO NOT WARRANT THAT THE DESIGN IMPLIED IN THIS SCHEMATIC IS PRODUCTION READY. YOU SHOULD COMPLETELY VALIDATE AND TEST YOUR DESIGN IMPLEMENTATION TO CONFIRM SYSTEM FUNCTIONALITY FOR YOUR APPLICATION.

Revision History	
Rev.	Description
A00	Initial release.

Radio Interface




Power & Decoupling





VDD Configuration

	Power Config 1 VDD to VDD	Power Config 2 VDD to VDD
R210	Mount	Not Mount
R211	Not Mount	Mount



RF Shielding





**SILICON LABS**

Board Name

**EFR32FG25 discrete matching network for 868/915 MHz**

Page Title

**RF & Power**

Board Number

**BRD4270Z**

Revision

**A00**

Designed

Sheet Modified Date

A3

Approval

Sheet

2 of 5

COPYRIGHT SILICON LABORATORIES INC. 2020

CONFIDENTIAL SUBJECT TO TERMS OF USE

The schematic shows a USB Micro-B connector (P900) connected to a USB DP (Data Positive) and DM (Data Negative) pair via a USB-to-serial converter chip (L801, 78D4222T). The DP and DM signals are connected to the TX+ and RX+ pins of the L801 chip. The L801 chip is also connected to a GND pin. The TX+ and RX+ pins are connected to the TX and RX pins of a serial port chip (DS00, SPY102T-04). The DS00 chip is connected to a GND pin.

The schematic shows the power management circuitry. It includes two LDOs: U005 (TPS7B920DRVR) and U006 (TPS7A80). U005 is configured as a voltage follower, with its input connected to VDDO\_3V3 and its output connected to USB\_VREG. The output of U005 is also connected to the GND pin of the microcontroller (U000). U006 is configured as a voltage divider, with its input connected to VDDO\_3V3 and its output connected to V\_IOWDD2. The output of U006 is also connected to the GND pin of the microcontroller (U000).

	FROM WASTE	FROM BOARD USE CHD- BOARD ON WTE*	standalone
R201	Mount	Mount	Not mount
R202	Not Mount	Not Mount	Mount

VMCU

R202

NMI

Overlay

gnd=0

0.001/0.002




BRD4270Z

A00


Sheet

COPYRIGHT SILICON LABORATORIES INC. 2020      CONFIDENTIAL SUBJECT TO TERMS OF USE


Pin Mapping




I/O Port Pins



Serial Flash





**SILICON LABS**

Board Name

**EFR32FG25 discrete matching network for 868/915 MHz**

Page Title

**EFR32 Signal Assignments**

Board Number

**BRD4270Z**

Revision

**A00**

Designed

Approved

Rev

Sheet Modified Date

4 of 5

Copyright Silicon Laboratories Inc. 2020


Confidential/Subject to Terms of Use

A

B

C

D




A

B


C


D

Board Identification



Test Points



 <b>SILICON LABS</b>		Board Name <b>EFR32FG25 discrete matching network for 868/915 MHz</b>	
		Page Title <b>WSTK Connectors &amp; Board ID</b>	
Designed  A3		Board Number <b>BRD4270Z</b>	
Sheet Modified Date		Revision <b>A00</b>	
COPYRIGHT SILICON LABORATORIES INC. 2020		CONFIDENTIAL SUBJECT TO TERMS OF USE	
5		5 of 5	